Project Snapshot Post-Quantum Cryptography (PQC) is a topic of increased interest in the past decade, both with regards to the cryptosystem definition and the hardware and software implementations to perform…
Read More
By: Michael George Bartley | Event Context: Verification Futures 2025 | Location: Reading, UK | Date: 1st July 2025 Introduction: Life Inside the DV Lab As a verification engineer working…
Read More
The 2025 RISC-V Summit North America runs October 22–23 in Santa Clara, California, with a member day on October 21. If you are new to the ecosystem, this is your…
Read More
This October 22–23, RISC-V Summit North America 2025 will bring the global RISC-V community together in Santa Clara for two packed days of keynotes, technical sessions, workshops, and an expo…
Read More
We explore how companies across industries are proving the viability of RISC-V as a native architecture for modern AI workloads
Read More
Author: P R Sivakumar, Founder and CEO, Maven Silicon We design different kinds of System-on-Chips (SoCs/Chips) tailored for different electronic products. Let’s explore how we approach designing various electronic products…
Read More
Introduction Various methods are used for design verification, including simulation, emulation, and formal verification. While simulation and emulation are effective at identifying bugs, they may overlook corner case and simulation-resistant…
Read More
by Ashley Stevens, Director of Product Management and Marketing at Arteris The amount of compute used to train frontier AI models has been doubling roughly every five to six months, but…
Read More
Project Snapshot Fault Injection Attacks (FIA) present considerable threats to the security and reliability of embedded systems. FIAs can compromise an embedded processor by altering its clock signal, power supply…
Read More
By setting a clear, stable standard, the RVA23 profile’s ratification is spurring top vendors to align on a common RISC-V hardware goal. All we need now is that hardware. By…
Read More