2
Most read
Digital Logic & Design
Lab. Manual
By: F. Ansari
11/19/2013
NFC – INSTITUTE OF ENGINEERING & FERTILIZERS RESEARCH, FSD
Lab. No. 1
Objective:
Introduction to microprocessor interfacing trainer AM – 2001
Overview:
AM – 2001 is a low cost, high performance teaching system for microprocessors like
8086, 80286, 80386, 80486 & Pentium. It comes with an interfacing Card that plugs into ISA
Bus. As its Card is an ISA Bus base so it can be plugged into any system that contains an ISA slot.
This feature makes it platform independent.
Interfacing Card can be accessed like any I/O device and table Tab 1 show I/O Map for the
address at which this card can be decoded.
External devices attached to this interfacing Card can be controlled using C language. This
feature helps designers and students to make cost effective PC based systems.
Components:
AM – 2001 hardware:
This microprocessor interfacing trainer AM – 2001 contains following hardware
Power supply:
Three power supplies are present in it i.e
 + 5V
 + 12V
 - 12V
Connect the AM – 2001 trainer to the 220V AC power source and turn on the trainer. Observe
+5V, + 12V & - 12V LED’s ON, indicating these supplies are available for experimentation.
Measuring logic Levels:
Connect + 5V power to the LED indicator L0. The LED should be ON, indicating logic 1.
Connect LED indicator L0 to ground (GND). The LED should be OFF, indicating logic 0.
Logic switches:
S2, ….. , S9
Set Switch S2 at higher position. L0 should be OFF and L1 should be ON, vice versa. Set
switch S2 at lower position, L0 should be ON & L1 should be OFF.
Binary coded decimal (BCD) logic input:
Connect switches S2, S3, S4, S5 to the four inputs marked as 8 4 2 1 on the SBB63 board.
Apply BCD input using switches it would be decoded and displayed on the 7 segment display.
Set switch S2 at logic 1 and rest of the switches at 0. Set switch S3 at logic 1 and rest of the
switches at 0, BCD digit 4 will be displayed. Set switch S4 at logic 1 and rest of the switches at
logic 0 then BCD digit 2 will be displayed. Set switch S5 at logic 0 then BCD digit 1 will be
displayed.
Lab. No. 2
Objective:
To check the operation of AND gate according to the AND’s truth table
using IC 74LS08.
Apparatus:
 IC 74LS08
 AM – 2001 Trainer
 Wires
 Cutter
Circuit Diagram:
Integrated Circuit (IC):
Truth table:
Procedure:
Firstly I was given an AM – 2001. It consists of breadboards also. I connected an IC
74LS08 between two breadboards in such a way that all of its pins have separate current supply
so that IC remains safe. If I connect the IC on the same breadboard then its circuit will be
shortened or fused up. IC has 14 pins, 7th pin is grounded and 14th pin has a supply of + 5V.
After connecting IC, I made connections in order to get the output using connecting wires. I
supplied voltage of + 5V to the 14th pin of the IC and 0V to the 7th pin that is grounded with the
help of connecting wires. Then I inserted a wire in the breadboard in the hole next to that in
which I inserted wire for + 5V and connect it to the logic switch S2’. Similarly I made connection
for 0V voltage supply and connect it to the switch S4’. S2’ and S4’ represents the inputs A and B
shown in the truth table and most of the trainers use complements for inverted output but this
trainer gives correct output using complements. I made connections for the output in such a
way that a wire from 14th pin was connected to the LED L5 at the state monitors. Make sure
that all the wires do not touch each other. If wires touch each other the whole circuit will be
fused or it will show wrong output. Then I set both switches at lower position i.e L0
representing OFF or 0 input and as a result I got 0 output and vice versa. Similarly I set switch
S2’ at lower position (L0) and S4’ at higher position (L1 representing ON or 1 input) and got 1 as
an output and vice versa. Note that we can use any complement switch and LED for input and
output.

More Related Content

PDF
Numerical computation
PPTX
Dlc{binary to gray code conversion} ppt
PPTX
Computer architecture data representation
PPT
Logic Micro Operation
PDF
Binary codes
PPT
Randomized algorithms ver 1.0
PPTX
Complement in DLD
PPTX
Strassen's matrix multiplication
Numerical computation
Dlc{binary to gray code conversion} ppt
Computer architecture data representation
Logic Micro Operation
Binary codes
Randomized algorithms ver 1.0
Complement in DLD
Strassen's matrix multiplication

What's hot (20)

PDF
Searching and Sorting Techniques in Data Structure
PPTX
Complex Variable & Numerical Method
PPSX
Fixed point and floating-point numbers
PPT
Data Structures with C Linked List
PPTX
Data Structures : hashing (1)
PPTX
And or search
PPTX
Analog and digital signal system : digital logic
PPTX
Register transfer language
PPTX
Computer architecture addressing modes and formats
PPTX
Digital principles basic
PPTX
Binary codes
PPTX
Computer arithmetic
PPTX
Decoders-Digital Electronics
PPS
Computer instructions
PPTX
Architecture of pentium family
PPTX
Operating system critical section
PPTX
COA-Unit 1 Introduction.pptx
PDF
8086 memory segmentation
PDF
DELD Unit IV ring and twisted ring counter
PPTX
AI_Session 7 Greedy Best first search algorithm.pptx
Searching and Sorting Techniques in Data Structure
Complex Variable & Numerical Method
Fixed point and floating-point numbers
Data Structures with C Linked List
Data Structures : hashing (1)
And or search
Analog and digital signal system : digital logic
Register transfer language
Computer architecture addressing modes and formats
Digital principles basic
Binary codes
Computer arithmetic
Decoders-Digital Electronics
Computer instructions
Architecture of pentium family
Operating system critical section
COA-Unit 1 Introduction.pptx
8086 memory segmentation
DELD Unit IV ring and twisted ring counter
AI_Session 7 Greedy Best first search algorithm.pptx
Ad

Viewers also liked (20)

DOC
Digital electronics lab
PDF
343logic-design-lab-manual-10 esl38-3rd-sem-2011
PDF
SCSVMV_DSD LAB MANUAL_KMS
DOCX
DLD-LAB-PROPOSAL
PPT
DLD Practical Lab Work
PDF
98788885 ic-lab-maual
DOC
De lab manual
PPT
Binary to Gray & Gray to Binary CC
DOCX
Digital Electronics( half adders and full adders)
PDF
Analog and digital control system design
DOCX
DLDLab 8 half adder
PPTX
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
DOCX
Project report : trafficlights
PPT
Sequential Circuits - Flip Flops
PPTX
Implementation of 1 bit full adder using gate diffusion input (gdi) technique
PPTX
Binary up and down counter using IC 74193
DOCX
Half adder layout design
PDF
Lic lab manual
PDF
Analog electronics LAB MANUAL
PPT
Sequential Circuits - Flip Flops (Part 2)
Digital electronics lab
343logic-design-lab-manual-10 esl38-3rd-sem-2011
SCSVMV_DSD LAB MANUAL_KMS
DLD-LAB-PROPOSAL
DLD Practical Lab Work
98788885 ic-lab-maual
De lab manual
Binary to Gray & Gray to Binary CC
Digital Electronics( half adders and full adders)
Analog and digital control system design
DLDLab 8 half adder
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Project report : trafficlights
Sequential Circuits - Flip Flops
Implementation of 1 bit full adder using gate diffusion input (gdi) technique
Binary up and down counter using IC 74193
Half adder layout design
Lic lab manual
Analog electronics LAB MANUAL
Sequential Circuits - Flip Flops (Part 2)
Ad

Similar to Dld (lab 1 & 2) (20)

PDF
Sajib 201-15-3773-encoder
PDF
2th year iv sem de lab manual
DOCX
Experimentdsd[1]
PDF
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
PDF
IRJET - Expansion of Logic Gates using Trainer
PPTX
Boolean Algebra- Digital Logic gates
PDF
Arduino based 74-series integrated circuits testing system at gate level
DOCX
summer training report (2)
PPTX
ATT SMK.pptx
PDF
Introduction to MultisimCircuitSimulation.pdf
DOCX
Adapted from Harris & Harris Digital Design and Computer Arch.docx
PDF
Bds lab 4
PPTX
Digital IC TTL AND CMOS voltage level and power Consumption.pptx
DOCX
bds project final documentation
PDF
Chapter 11 - Laboratory Experiments with Standard ICs and FPGAs.pdf
DOC
logic project report with coversheet
PPTX
Calculator design with lcd using fpga
PDF
Nand gate breadboardtask
PDF
Ijater 03 06
Sajib 201-15-3773-encoder
2th year iv sem de lab manual
Experimentdsd[1]
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
IRJET - Expansion of Logic Gates using Trainer
Boolean Algebra- Digital Logic gates
Arduino based 74-series integrated circuits testing system at gate level
summer training report (2)
ATT SMK.pptx
Introduction to MultisimCircuitSimulation.pdf
Adapted from Harris & Harris Digital Design and Computer Arch.docx
Bds lab 4
Digital IC TTL AND CMOS voltage level and power Consumption.pptx
bds project final documentation
Chapter 11 - Laboratory Experiments with Standard ICs and FPGAs.pdf
logic project report with coversheet
Calculator design with lcd using fpga
Nand gate breadboardtask
Ijater 03 06

More from Farwa Ansari (20)

PDF
Energy Harvesting Techniques in Wireless Sensor Networks – A Survey
PPTX
Micro-services architecture
PDF
Software Design Patterns - An Overview
PDF
Optimizing the memory management of a virtual machine monitor on a NUMA syste...
PDF
Fault Tolerance Typed Assembly Language - A graphical overview
PDF
Comparative Analysis of Face Recognition Methodologies and Techniques
DOCX
Chapter 5: Names, Bindings and Scopes (review Questions and Problem Set)
DOCX
Chapter 4: Lexical & Syntax Analysis (Programming Exercises)
PDF
Business plan of a software house
DOCX
Mission statement and Vision statement of 3 Different Companies
DOCX
Applications of Image Processing
DOCX
Cohen sutherland algorithm
PDF
Scaling
PDF
Raster images (assignment)
PDF
Prefix and suffix of open gl
PDF
Linear combination of vector
PDF
Graphic display devices
PPTX
Implementation & Challenges of IPv6
PDF
IPv6 Implementation challenges
PDF
Tomasulo Algorithm
Energy Harvesting Techniques in Wireless Sensor Networks – A Survey
Micro-services architecture
Software Design Patterns - An Overview
Optimizing the memory management of a virtual machine monitor on a NUMA syste...
Fault Tolerance Typed Assembly Language - A graphical overview
Comparative Analysis of Face Recognition Methodologies and Techniques
Chapter 5: Names, Bindings and Scopes (review Questions and Problem Set)
Chapter 4: Lexical & Syntax Analysis (Programming Exercises)
Business plan of a software house
Mission statement and Vision statement of 3 Different Companies
Applications of Image Processing
Cohen sutherland algorithm
Scaling
Raster images (assignment)
Prefix and suffix of open gl
Linear combination of vector
Graphic display devices
Implementation & Challenges of IPv6
IPv6 Implementation challenges
Tomasulo Algorithm

Recently uploaded (20)

PPTX
ELIAS-SEZIURE AND EPilepsy semmioan session.pptx
PPTX
A powerpoint presentation on the Revised K-10 Science Shaping Paper
PDF
LDMMIA Reiki Yoga Finals Review Spring Summer
PDF
ChatGPT for Dummies - Pam Baker Ccesa007.pdf
PDF
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
PDF
FORM 1 BIOLOGY MIND MAPS and their schemes
PDF
Paper A Mock Exam 9_ Attempt review.pdf.
PPTX
202450812 BayCHI UCSC-SV 20250812 v17.pptx
DOCX
Cambridge-Practice-Tests-for-IELTS-12.docx
PDF
MBA _Common_ 2nd year Syllabus _2021-22_.pdf
PDF
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
PDF
Trump Administration's workforce development strategy
PDF
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 1)
PDF
AI-driven educational solutions for real-life interventions in the Philippine...
DOC
Soft-furnishing-By-Architect-A.F.M.Mohiuddin-Akhand.doc
PDF
Empowerment Technology for Senior High School Guide
PDF
FOISHS ANNUAL IMPLEMENTATION PLAN 2025.pdf
PDF
1.3 FINAL REVISED K-10 PE and Health CG 2023 Grades 4-10 (1).pdf
PDF
Weekly quiz Compilation Jan -July 25.pdf
PDF
CISA (Certified Information Systems Auditor) Domain-Wise Summary.pdf
ELIAS-SEZIURE AND EPilepsy semmioan session.pptx
A powerpoint presentation on the Revised K-10 Science Shaping Paper
LDMMIA Reiki Yoga Finals Review Spring Summer
ChatGPT for Dummies - Pam Baker Ccesa007.pdf
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
FORM 1 BIOLOGY MIND MAPS and their schemes
Paper A Mock Exam 9_ Attempt review.pdf.
202450812 BayCHI UCSC-SV 20250812 v17.pptx
Cambridge-Practice-Tests-for-IELTS-12.docx
MBA _Common_ 2nd year Syllabus _2021-22_.pdf
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
Trump Administration's workforce development strategy
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 1)
AI-driven educational solutions for real-life interventions in the Philippine...
Soft-furnishing-By-Architect-A.F.M.Mohiuddin-Akhand.doc
Empowerment Technology for Senior High School Guide
FOISHS ANNUAL IMPLEMENTATION PLAN 2025.pdf
1.3 FINAL REVISED K-10 PE and Health CG 2023 Grades 4-10 (1).pdf
Weekly quiz Compilation Jan -July 25.pdf
CISA (Certified Information Systems Auditor) Domain-Wise Summary.pdf

Dld (lab 1 & 2)

  • 1. Digital Logic & Design Lab. Manual By: F. Ansari 11/19/2013 NFC – INSTITUTE OF ENGINEERING & FERTILIZERS RESEARCH, FSD
  • 2. Lab. No. 1 Objective: Introduction to microprocessor interfacing trainer AM – 2001 Overview: AM – 2001 is a low cost, high performance teaching system for microprocessors like 8086, 80286, 80386, 80486 & Pentium. It comes with an interfacing Card that plugs into ISA Bus. As its Card is an ISA Bus base so it can be plugged into any system that contains an ISA slot. This feature makes it platform independent. Interfacing Card can be accessed like any I/O device and table Tab 1 show I/O Map for the address at which this card can be decoded. External devices attached to this interfacing Card can be controlled using C language. This feature helps designers and students to make cost effective PC based systems. Components: AM – 2001 hardware: This microprocessor interfacing trainer AM – 2001 contains following hardware Power supply: Three power supplies are present in it i.e  + 5V  + 12V  - 12V Connect the AM – 2001 trainer to the 220V AC power source and turn on the trainer. Observe +5V, + 12V & - 12V LED’s ON, indicating these supplies are available for experimentation. Measuring logic Levels: Connect + 5V power to the LED indicator L0. The LED should be ON, indicating logic 1. Connect LED indicator L0 to ground (GND). The LED should be OFF, indicating logic 0.
  • 3. Logic switches: S2, ….. , S9 Set Switch S2 at higher position. L0 should be OFF and L1 should be ON, vice versa. Set switch S2 at lower position, L0 should be ON & L1 should be OFF. Binary coded decimal (BCD) logic input: Connect switches S2, S3, S4, S5 to the four inputs marked as 8 4 2 1 on the SBB63 board. Apply BCD input using switches it would be decoded and displayed on the 7 segment display. Set switch S2 at logic 1 and rest of the switches at 0. Set switch S3 at logic 1 and rest of the switches at 0, BCD digit 4 will be displayed. Set switch S4 at logic 1 and rest of the switches at logic 0 then BCD digit 2 will be displayed. Set switch S5 at logic 0 then BCD digit 1 will be displayed.
  • 4. Lab. No. 2 Objective: To check the operation of AND gate according to the AND’s truth table using IC 74LS08. Apparatus:  IC 74LS08  AM – 2001 Trainer  Wires  Cutter Circuit Diagram: Integrated Circuit (IC):
  • 5. Truth table: Procedure: Firstly I was given an AM – 2001. It consists of breadboards also. I connected an IC 74LS08 between two breadboards in such a way that all of its pins have separate current supply so that IC remains safe. If I connect the IC on the same breadboard then its circuit will be shortened or fused up. IC has 14 pins, 7th pin is grounded and 14th pin has a supply of + 5V. After connecting IC, I made connections in order to get the output using connecting wires. I supplied voltage of + 5V to the 14th pin of the IC and 0V to the 7th pin that is grounded with the help of connecting wires. Then I inserted a wire in the breadboard in the hole next to that in which I inserted wire for + 5V and connect it to the logic switch S2’. Similarly I made connection for 0V voltage supply and connect it to the switch S4’. S2’ and S4’ represents the inputs A and B shown in the truth table and most of the trainers use complements for inverted output but this trainer gives correct output using complements. I made connections for the output in such a way that a wire from 14th pin was connected to the LED L5 at the state monitors. Make sure that all the wires do not touch each other. If wires touch each other the whole circuit will be fused or it will show wrong output. Then I set both switches at lower position i.e L0 representing OFF or 0 input and as a result I got 0 output and vice versa. Similarly I set switch S2’ at lower position (L0) and S4’ at higher position (L1 representing ON or 1 input) and got 1 as an output and vice versa. Note that we can use any complement switch and LED for input and output.