SlideShare a Scribd company logo
International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056
Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072
© 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 215
AN EFFICIENT VLSI DESIGN OF AES CRYPTOGRAPHY BASED ON DNA
TRNG DESIGN
Vikas J1, Sowmya Sunkara2
1MTech. in VLSI Design and Embedded Systems, BMSCE, Bangalore.
2Asst. Professor, Dept. of ECE, BMSCE, Bangalore, Karnataka, India.
---------------------------------------------------------------------***---------------------------------------------------------------------
Abstract - This paper shows the design of Advanced
Encryption Standard (AES), focused on improvingthesecurity
and reducing the area and delay. In AES-128 there will be 10
round of operations which requires 10 different set of keys
that are generated using process calledkeyexpansion. Thekey
expansion used is a manual process and also very complicated
which occupies more area and delay. In embedded design, the
speed and area are the major factors. The Key material which
is used in cryptography is critical, the security of the entire
framework will be dependent on it. Many recent attacks are
made by learning the key patterns. So to improve the security
and to optimize the design, in this approach, the round keys
which are required for encryption process will be generated
using Random Number Generation unit (TRNG). As a further
advancement, DNA encoding is used along with the TRNG
design. A partial key of fewer bits is generated from the TRNG
block and given to DNA encoder which will produce the
complete 128-bits of key required. This approach will further
strengthen the security and optimizesour design withreduced
area and delay. The proposed design is implemented using
Verilog coding, simulated by ModelSim 6.4 c and Synthesized
using Xilinx 13.2 IDE with Virtex 5 FPGA as thetargetdevice. A
comparison table is made for the standard approach, TRNG
based AES approach and TRNG and DNA based AES.
Key Words: AES-128, TRNG, DNA encoding, Post
processor, Pre-processor.
1. INTRODUCTION
In the current digital era securing the data generated and
transmitted over the web via cryptography is vital.
Cryptography, normally calledencryptionisa process where
the user data is encrypted into an unreadable format so that
it can be protected from unwanted users. The intended
recipients can access or read the data by decrypting it with
proper calculations and keys. The National Institute of
Standards and Technology called NIST section of the US
government in the year 1977 needed an alternative for DES
abbreviated as Data Encryption Standard which were then
prone to attacks and also because of advances in processing
power of the systems. Among many algorithms proposed
and reviewed Joan Daemen and Vincent Rijmen, Belgium
cryptographer’s algorithm was chosen and named it as
Rijndael algorithm. Later in the year 2000, it was formally
adopted withthenameAdvancedEncryptionStandard(AES)
and was published as FIPS-197 under the federal standards
[1].
AES operation uses symmetric key which implies that it will
use the key that is same for both encryption and decryption
process. There is flexibility in this algorithm to choose the
size of input and key size among 128, 192 or 256-bit. In AES
we keep the 128 bit as fixed size of input block while varying
the size of keyamong 128, 192 or256-bits.AES-128namefor
the algorithm with 128 bit key, similarly AES-192 and AES-
256 are the standard names used [1].
1.1 AES Algorithm
In the AES implementation, the 128-bits of input will be
made into a group of 16 bytes block. The arrangement of the
blocks will be in a matrix form consisting of four rows and
columns. AES will do the calculations on these bytes of data
instead on bits. For encrypting a block of data the number of
rounds or iterations are not fixed as in DES, it relies on size
of the key used. AES with 128-bit key uses 10 rounds,forkey
size of 192-bits 12 rounds, 14 rounds for AES with key of
256-bits [1]. Every iteration duringencryptiongetsa new set
of keys called round keys which is calculatedusingtheinitial
given key and previous generated key as we go on. Here
“rounds” imply that the AES algorithm will perform the
mixing of input data re-encrypting it 10 to 14 times on the
basis of key size. The process of decryption is simply an
inverse of encryption process, all the steps which are done
for encryption process is done in reverse order to decrypt
the cipher data. The final round inversion is done first then
the nine main rounds inversion and then the initial round
inversion.
In the AES algorithm, the first round of operation is the Add
round key where the input plain text block isXORed withthe
given cipher key. Then we have nine main rounds of
calculations which have four stages in each round and the
final round will have only three stages, this is same for
decryption also, but it will just be the inverse operation of
encryption. The 4 stages of operation are:
1. Substitute bytes
2. Shift rows
3. Mix Columns
4. Add Round Key
International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056
Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072
© 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 216
For the nth final round Mix column operationisnotdone [1].
Fig -1: AES Encryption Process
2. TRULY RANDOM NUMBER GENERATOR
Random Number Generators are computational devices or
physical device that will generate a series of numbers which
will not have any dependencies or a visual patterns, such a
series of numbers can be considered as random numbers.
Such capacities might be portrayed as "True Random
Number Generators” (TRNGs). Random numbers frame an
essential piece of most security frameworks. Their most
evident utilization is in the era of cryptographic keys for
information encryption, the key which are generated here
cannot be guessed or calculated even when we can get the
previous keys or part of the key also - the more arbitrary the
key, the more secure the framework. This is an ideal
application for a fantastic TRNG. There are two stageswhich
the RNG’s include, a True Random Number generator that
creates the entropy, and cryptographic post-handling, used
to get a specific level of security even on account of an
undetected disappointment of the basic TRNG.
Fig -2: Random Number generator Block
Here a pre-scalers is made use of to implement the oscillator
required to get clock pulses of different frequencies in the
pre-processor stage. A 4/5 pre scaler is used to get two
different clock pulses. A mode control bit MC controls the
output depending on its value.
Fig -3: 4/5 Pre scaler circuit
In the preprocessor block the two outputs from the pre
scalers are xored and inverted and given as a seed to the
sampler which is a D-Flip flop. The output of this isgiventoa
post processor as a clock which implementsa LFSRcircuitto
increase the randomness of the output [3].
The TRNG includes random seed generator pre block and a
post processor producing the final output. An important
function of the post-digital processor is to giverobustnessof
the statistical properties of the TRNG output sequence. The
post digital processor is realized by 128-bitLinearFeedback
Shift Register (LFSR) [3].
3. DNA ENCODING
DNA cryptography is one of the fast improving innovation
which takes a shot at ideas of DNA processing. Another
procedure for securing data was shown utilizing the cellular
structure of DNA called DNA Computing.DNAcanbeutilized
to store and transmit information. The idea of utilizing DNA
computation in the fields of cryptography has been
distinguished as a conceivable innovation that may present
another desire for unbreakable algorithms.
DNA Strands are long polymers of a million number of
connected nucleotides. These nucleotidescompriseofoneof
four nitrogen bases, a five carbon sugar and a phosphate
gathering. The nucleotides which make up these polymers
are named after the nitrogen base that it comprisesof;ACGT
Adenine, Cytosine, Guanine, and Thymine [11].
Speed, less storage, minimal power requirements etc. are
some of the advantages of DNA encoding. In DNA coding we
can see that the input information that has to be encoded
contains characters. The encoding unit takes this input data
and generates a triplet code which will include a combo of
three bases of DNA.
International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056
Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072
© 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 217
Fig -4: DNA Encoding Table
4. PROPOSED WORK
The design of a truly random number generator (TRNG)
macro-cell to get the random keys of 128 bits, suitable to be
integrated into AES Cryptographer, is done. The round keys
are generated using this block instead of the Key Expansion
process. The round keys obtained from the TRNG block will
be stored in memory simultaneously performing the
Encryption and decryption
Fig -5: TRNG based AES Design
The complex process of the key expansion which include
sub-byte, word rotation and Xor with R-Con is replacedwith
simple, efficient TRNG block. This proposed design will
increase the security level as the key process will be fully
random without any relation between the keys generated.
The area and delay of the proposed system will be reduced.
Another approach proposed is to generate the round keys
with the help of TRNG block and DNA encoding. In this
approach to make sure that the keys obtained are fully
random and impossible to guess we make use of the DNA
encoding. Here we generate only partial bits from the TRNG
block since the DNA encoding will produce triplet code for
each input. The required 128 bits of key can be obtained by
just giving 24 bits of input to DNA encoding. So the TRNG
block can be made smaller for just producing 24 bits of
output. This will further reduce the area and delay of the
entire system.
Fig -6: TRNG and DNA based AES Design
5. SIMULATION RESULTS
The system is designed in Verilog and simulated using
ModelSim 6.4 c, various simulation outputs are shown
below.
Fig -7: Normal AES Encryption and Decryption
International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056
Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072
© 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 218
Fig -8: TRNG Block output
Fig -9: TRNG based AES
Fig -10: DNA Code Block
Fig -11: TRNG and DNA based AES
6. SYNTHESIS RESULTS
The design is synthesized by Xilinx tool 13.2 IDE with
Virtex 5 XC5vlx110t-1ff1136 FPGA as the target device.
Fig -12: RTL Schematic of Top Module Design
Fig -13: RTL Schematic of Inner Modules
Fig -14: Device utilization summary of TRG based AES
Fig -15: Device utilization summary of Normal AES
International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056
Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072
© 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 219
Fig -16: Device utilization summary of TRNG and DNA
based AES
Fig -17: Comparision Results
6. CONCLUSION
The design of AES with TRNG which is used forgeneration of
the round keys required for encryption and decryption
process, also DNA based TRNG module is implemented to
increase the security level further is implemented. The
Implementation is based on mathematical properties of
Rijndael algorithm where the key expansion part relies on
DNA Coder and TRNG. Encryption Design using Shit rows,
Mixed Column, Add Round Key is done, and Design of
Decryption Part is also done. Genetic Algorithm based
Encoding for Key Generation is used for Encryption and
Decryption Process. The new design permits the
construction of efficient area and speed characteristics,
while still keeping a very high protection level. We
conducted relevant AES ImplementationwithDNATRNGfor
Key Generation Method. With this novel approach of
generating the random keys which is purely random and
cannot be guessed and also the key entry process will no
longer be a manual process. All the set of 128-bit keys
required will be generated randomly. The level of security
against various attacks will be increased using this method.
Also, from the comparison table we can see thatthe area and
the delay when compared to the conventional AES
implementation has been reduced. The design has an
enormous scope of improvement; the TRNG block can be
implemented using various other methods. A true source of
randomness can be added also there are a variety of true
sources of randomness are available and which may help in
further optimizing the design.
REFERENCES
[1] Announcing the Advacned Encryption Standard (AES),
Federal Information processing Standards Publication
197,http://nvlpubs.nist.gov/nistpubs/FIPS/NIST.FIPS.1
97.pdf.
[2] Practical Implementation of Rijndael S-Box Using
Combinational Logic, Edwin NC Mui Custom R & D
EngineerTexcoEnterprisePtd.Ltd.http://www.xess.com/
static/media/projects/Rijndael_SBox.pdf.
[3] Liu Dongsheng, Liu Zilong, Li Lun*, Zou Xuecheng “A
Low-Cost Low-Power Ring Oscillator-Based Truly
Random Number Generator for Encryption on Smart
Cards”, IEEE Transactions on Circuits and Systems II:
Express Briefs (Volume: 63, Issue: 6, June 2016)
[4] Apostol Vassilev,Timothy A. Hall, “The Importance of
Entropy to Information Security”, IEEE COMPSAC 2014.
[5] Differential powerAnalysis: A serious threat for FPGA
security, M. Masoumi, Int. J. Internet Technol. Secured
Trans., vol. 4, no. 1, pp. 12–25, 2012.
[6] Naveen Jarold K, “Hardware Implementation of DNA
Based Cryptography”,Proceedings of 2013 IEEE
Conference on Information and Communication
Technologies (ICT 2013).
[7] https://en.wikipedia.org/wiki/Affine_transformaton
[8] https://en.wikipedia.org/wiki/Cryptography
[9] https://www.designreuse.com/articles/27050/true-
randomness-in-cryptography.html
[10] http://securityaffairs.co/wordpress/33879/security/d
na-cryptography.html
[11] http://resources.infosecinstitute.com/dna-
cryptography-and-information-security/#gref

More Related Content

PDF
IRJET- Security in Ad-Hoc Network using Encrypted Data Transmission and S...
PDF
IRJET- Proximity Detection Warning System using Ray Casting
PDF
IRJET- Fish Recognition and Detection Based on Deep Learning
PDF
IRJET- Design an Approach for Prediction of Human Activity Recognition us...
PDF
C6524029320
PDF
IRJET- Deep Feature Fusion for Iris Biometrics on Mobile Devices
PDF
verifiable and multi-keyword searchable attribute-based encryption scheme for...
PDF
healthcare supervising system to monitor heart rate to diagonize and alert he...
IRJET- Security in Ad-Hoc Network using Encrypted Data Transmission and S...
IRJET- Proximity Detection Warning System using Ray Casting
IRJET- Fish Recognition and Detection Based on Deep Learning
IRJET- Design an Approach for Prediction of Human Activity Recognition us...
C6524029320
IRJET- Deep Feature Fusion for Iris Biometrics on Mobile Devices
verifiable and multi-keyword searchable attribute-based encryption scheme for...
healthcare supervising system to monitor heart rate to diagonize and alert he...

What's hot (20)

PDF
IRJET- Confidential Data Access through Deep Learning Iris Biometrics
PDF
IRJET- Secure Online Payment with Facial Recognition using CNN
PDF
A SURVEY ON IMAGE STEGANOGRAPHY TYPES AND HIDING TECHNIQUES
PDF
Soft computing and artificial intelligence techniques for intrusion
PDF
IRJET- Smart Ration System using RFID
PDF
Improved authentication using arduino based voice
PDF
Internet of things-based photovoltaics parameter monitoring system using Node...
PDF
A survey paper on various biometric security system methods
PDF
Security System for Data Using Steganography and Cryptography (SSDSC)
PDF
IRJET- IoT based Facial Recognition Biometric Attendance
PDF
Invisible water marking within media files using state of-the-art technology
PDF
IRJET- Spot Me - A Smart Attendance System based on Face Recognition
PDF
Decrypt and Encrypt the Image in Cryptographic Algorithm HS Based RDH and LSB...
PDF
ADAPTABLE FINGERPRINT MINUTIAE EXTRACTION ALGORITHM BASED-ON CROSSING NUMBER ...
PDF
Wireless Student Attendance System using Fingerprint Sensor
PDF
An embedded finger vein recognition system
PDF
An intrusion detection system for packet and flow based networks using deep n...
PDF
IRJET - Encoded Polymorphic Aspect of Clustering
PDF
ANALYSIS OF SYSTEM ON CHIP DESIGN USING ARTIFICIAL INTELLIGENCE
PDF
Ko3618101814
IRJET- Confidential Data Access through Deep Learning Iris Biometrics
IRJET- Secure Online Payment with Facial Recognition using CNN
A SURVEY ON IMAGE STEGANOGRAPHY TYPES AND HIDING TECHNIQUES
Soft computing and artificial intelligence techniques for intrusion
IRJET- Smart Ration System using RFID
Improved authentication using arduino based voice
Internet of things-based photovoltaics parameter monitoring system using Node...
A survey paper on various biometric security system methods
Security System for Data Using Steganography and Cryptography (SSDSC)
IRJET- IoT based Facial Recognition Biometric Attendance
Invisible water marking within media files using state of-the-art technology
IRJET- Spot Me - A Smart Attendance System based on Face Recognition
Decrypt and Encrypt the Image in Cryptographic Algorithm HS Based RDH and LSB...
ADAPTABLE FINGERPRINT MINUTIAE EXTRACTION ALGORITHM BASED-ON CROSSING NUMBER ...
Wireless Student Attendance System using Fingerprint Sensor
An embedded finger vein recognition system
An intrusion detection system for packet and flow based networks using deep n...
IRJET - Encoded Polymorphic Aspect of Clustering
ANALYSIS OF SYSTEM ON CHIP DESIGN USING ARTIFICIAL INTELLIGENCE
Ko3618101814
Ad

Similar to An Efficient VLSI Design of AES Cryptography Based on DNA TRNG Design (20)

PDF
An Efficient VLSI Architecture for AES and It's FPGA Implementation
PDF
IRJET- Implementation of AES Algorithm in Arduino Mega2560 Board
PDF
Analysis of symmetric key cryptographic algorithms
PDF
Arm recognition encryption by using aes algorithm
PDF
IRJET - Enhancement in AES Algorithm
PDF
IRJET- Hardware and Software Co-Design of AES Algorithm on the basis of NIOS ...
PDF
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
PDF
hardware implementation of aes encryption and decryption for low area & low p...
PDF
Privacy Preserving and Ownership in Cloud Computing using Symmetric Key Encry...
PDF
Novel Adaptive Hold Logic Circuit for the Multiplier using Add Round Key and ...
PDF
Security Enhancement in Next Generation Networks using Enhanced AES with RC4 ...
PDF
IRJET-Security Enhancement in Next Generation Networks using Enhanced AES wit...
PDF
IRJET - A Review on Crypto-Algorithm using Different Hardware
PDF
Enhanced Advanced Encryption Standard (E-AES): using ESET
PDF
Secure Text Transfer Using Diffie-Hellman Key Exchange Based On Cloud
PDF
Aes 128 192_256_bits_project_report
PDF
Novel Advanced Encryption Standard (AES) Implementation Approach using Geneti...
PDF
High throughput FPGA Implementation of Advanced Encryption Standard Algorithm
PDF
A04660105
PDF
Final report
An Efficient VLSI Architecture for AES and It's FPGA Implementation
IRJET- Implementation of AES Algorithm in Arduino Mega2560 Board
Analysis of symmetric key cryptographic algorithms
Arm recognition encryption by using aes algorithm
IRJET - Enhancement in AES Algorithm
IRJET- Hardware and Software Co-Design of AES Algorithm on the basis of NIOS ...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
hardware implementation of aes encryption and decryption for low area & low p...
Privacy Preserving and Ownership in Cloud Computing using Symmetric Key Encry...
Novel Adaptive Hold Logic Circuit for the Multiplier using Add Round Key and ...
Security Enhancement in Next Generation Networks using Enhanced AES with RC4 ...
IRJET-Security Enhancement in Next Generation Networks using Enhanced AES wit...
IRJET - A Review on Crypto-Algorithm using Different Hardware
Enhanced Advanced Encryption Standard (E-AES): using ESET
Secure Text Transfer Using Diffie-Hellman Key Exchange Based On Cloud
Aes 128 192_256_bits_project_report
Novel Advanced Encryption Standard (AES) Implementation Approach using Geneti...
High throughput FPGA Implementation of Advanced Encryption Standard Algorithm
A04660105
Final report
Ad

More from IRJET Journal (20)

PDF
Enhanced heart disease prediction using SKNDGR ensemble Machine Learning Model
PDF
Utilizing Biomedical Waste for Sustainable Brick Manufacturing: A Novel Appro...
PDF
Kiona – A Smart Society Automation Project
PDF
DESIGN AND DEVELOPMENT OF BATTERY THERMAL MANAGEMENT SYSTEM USING PHASE CHANG...
PDF
Invest in Innovation: Empowering Ideas through Blockchain Based Crowdfunding
PDF
SPACE WATCH YOUR REAL-TIME SPACE INFORMATION HUB
PDF
A Review on Influence of Fluid Viscous Damper on The Behaviour of Multi-store...
PDF
Wireless Arduino Control via Mobile: Eliminating the Need for a Dedicated Wir...
PDF
Explainable AI(XAI) using LIME and Disease Detection in Mango Leaf by Transfe...
PDF
BRAIN TUMOUR DETECTION AND CLASSIFICATION
PDF
The Project Manager as an ambassador of the contract. The case of NEC4 ECC co...
PDF
"Enhanced Heat Transfer Performance in Shell and Tube Heat Exchangers: A CFD ...
PDF
Advancements in CFD Analysis of Shell and Tube Heat Exchangers with Nanofluid...
PDF
Breast Cancer Detection using Computer Vision
PDF
Auto-Charging E-Vehicle with its battery Management.
PDF
Analysis of high energy charge particle in the Heliosphere
PDF
A Novel System for Recommending Agricultural Crops Using Machine Learning App...
PDF
Auto-Charging E-Vehicle with its battery Management.
PDF
Analysis of high energy charge particle in the Heliosphere
PDF
Wireless Arduino Control via Mobile: Eliminating the Need for a Dedicated Wir...
Enhanced heart disease prediction using SKNDGR ensemble Machine Learning Model
Utilizing Biomedical Waste for Sustainable Brick Manufacturing: A Novel Appro...
Kiona – A Smart Society Automation Project
DESIGN AND DEVELOPMENT OF BATTERY THERMAL MANAGEMENT SYSTEM USING PHASE CHANG...
Invest in Innovation: Empowering Ideas through Blockchain Based Crowdfunding
SPACE WATCH YOUR REAL-TIME SPACE INFORMATION HUB
A Review on Influence of Fluid Viscous Damper on The Behaviour of Multi-store...
Wireless Arduino Control via Mobile: Eliminating the Need for a Dedicated Wir...
Explainable AI(XAI) using LIME and Disease Detection in Mango Leaf by Transfe...
BRAIN TUMOUR DETECTION AND CLASSIFICATION
The Project Manager as an ambassador of the contract. The case of NEC4 ECC co...
"Enhanced Heat Transfer Performance in Shell and Tube Heat Exchangers: A CFD ...
Advancements in CFD Analysis of Shell and Tube Heat Exchangers with Nanofluid...
Breast Cancer Detection using Computer Vision
Auto-Charging E-Vehicle with its battery Management.
Analysis of high energy charge particle in the Heliosphere
A Novel System for Recommending Agricultural Crops Using Machine Learning App...
Auto-Charging E-Vehicle with its battery Management.
Analysis of high energy charge particle in the Heliosphere
Wireless Arduino Control via Mobile: Eliminating the Need for a Dedicated Wir...

Recently uploaded (20)

PDF
PPT on Performance Review to get promotions
PPTX
Foundation to blockchain - A guide to Blockchain Tech
PDF
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PDF
Automation-in-Manufacturing-Chapter-Introduction.pdf
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
PPTX
Construction Project Organization Group 2.pptx
PPTX
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
PDF
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PPTX
UNIT 4 Total Quality Management .pptx
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PPTX
Sustainable Sites - Green Building Construction
PDF
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
PDF
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PPTX
bas. eng. economics group 4 presentation 1.pptx
PPT on Performance Review to get promotions
Foundation to blockchain - A guide to Blockchain Tech
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
Model Code of Practice - Construction Work - 21102022 .pdf
Automation-in-Manufacturing-Chapter-Introduction.pdf
UNIT-1 - COAL BASED THERMAL POWER PLANTS
Construction Project Organization Group 2.pptx
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
UNIT 4 Total Quality Management .pptx
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
Sustainable Sites - Green Building Construction
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
bas. eng. economics group 4 presentation 1.pptx

An Efficient VLSI Design of AES Cryptography Based on DNA TRNG Design

  • 1. International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 215 AN EFFICIENT VLSI DESIGN OF AES CRYPTOGRAPHY BASED ON DNA TRNG DESIGN Vikas J1, Sowmya Sunkara2 1MTech. in VLSI Design and Embedded Systems, BMSCE, Bangalore. 2Asst. Professor, Dept. of ECE, BMSCE, Bangalore, Karnataka, India. ---------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - This paper shows the design of Advanced Encryption Standard (AES), focused on improvingthesecurity and reducing the area and delay. In AES-128 there will be 10 round of operations which requires 10 different set of keys that are generated using process calledkeyexpansion. Thekey expansion used is a manual process and also very complicated which occupies more area and delay. In embedded design, the speed and area are the major factors. The Key material which is used in cryptography is critical, the security of the entire framework will be dependent on it. Many recent attacks are made by learning the key patterns. So to improve the security and to optimize the design, in this approach, the round keys which are required for encryption process will be generated using Random Number Generation unit (TRNG). As a further advancement, DNA encoding is used along with the TRNG design. A partial key of fewer bits is generated from the TRNG block and given to DNA encoder which will produce the complete 128-bits of key required. This approach will further strengthen the security and optimizesour design withreduced area and delay. The proposed design is implemented using Verilog coding, simulated by ModelSim 6.4 c and Synthesized using Xilinx 13.2 IDE with Virtex 5 FPGA as thetargetdevice. A comparison table is made for the standard approach, TRNG based AES approach and TRNG and DNA based AES. Key Words: AES-128, TRNG, DNA encoding, Post processor, Pre-processor. 1. INTRODUCTION In the current digital era securing the data generated and transmitted over the web via cryptography is vital. Cryptography, normally calledencryptionisa process where the user data is encrypted into an unreadable format so that it can be protected from unwanted users. The intended recipients can access or read the data by decrypting it with proper calculations and keys. The National Institute of Standards and Technology called NIST section of the US government in the year 1977 needed an alternative for DES abbreviated as Data Encryption Standard which were then prone to attacks and also because of advances in processing power of the systems. Among many algorithms proposed and reviewed Joan Daemen and Vincent Rijmen, Belgium cryptographer’s algorithm was chosen and named it as Rijndael algorithm. Later in the year 2000, it was formally adopted withthenameAdvancedEncryptionStandard(AES) and was published as FIPS-197 under the federal standards [1]. AES operation uses symmetric key which implies that it will use the key that is same for both encryption and decryption process. There is flexibility in this algorithm to choose the size of input and key size among 128, 192 or 256-bit. In AES we keep the 128 bit as fixed size of input block while varying the size of keyamong 128, 192 or256-bits.AES-128namefor the algorithm with 128 bit key, similarly AES-192 and AES- 256 are the standard names used [1]. 1.1 AES Algorithm In the AES implementation, the 128-bits of input will be made into a group of 16 bytes block. The arrangement of the blocks will be in a matrix form consisting of four rows and columns. AES will do the calculations on these bytes of data instead on bits. For encrypting a block of data the number of rounds or iterations are not fixed as in DES, it relies on size of the key used. AES with 128-bit key uses 10 rounds,forkey size of 192-bits 12 rounds, 14 rounds for AES with key of 256-bits [1]. Every iteration duringencryptiongetsa new set of keys called round keys which is calculatedusingtheinitial given key and previous generated key as we go on. Here “rounds” imply that the AES algorithm will perform the mixing of input data re-encrypting it 10 to 14 times on the basis of key size. The process of decryption is simply an inverse of encryption process, all the steps which are done for encryption process is done in reverse order to decrypt the cipher data. The final round inversion is done first then the nine main rounds inversion and then the initial round inversion. In the AES algorithm, the first round of operation is the Add round key where the input plain text block isXORed withthe given cipher key. Then we have nine main rounds of calculations which have four stages in each round and the final round will have only three stages, this is same for decryption also, but it will just be the inverse operation of encryption. The 4 stages of operation are: 1. Substitute bytes 2. Shift rows 3. Mix Columns 4. Add Round Key
  • 2. International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 216 For the nth final round Mix column operationisnotdone [1]. Fig -1: AES Encryption Process 2. TRULY RANDOM NUMBER GENERATOR Random Number Generators are computational devices or physical device that will generate a series of numbers which will not have any dependencies or a visual patterns, such a series of numbers can be considered as random numbers. Such capacities might be portrayed as "True Random Number Generators” (TRNGs). Random numbers frame an essential piece of most security frameworks. Their most evident utilization is in the era of cryptographic keys for information encryption, the key which are generated here cannot be guessed or calculated even when we can get the previous keys or part of the key also - the more arbitrary the key, the more secure the framework. This is an ideal application for a fantastic TRNG. There are two stageswhich the RNG’s include, a True Random Number generator that creates the entropy, and cryptographic post-handling, used to get a specific level of security even on account of an undetected disappointment of the basic TRNG. Fig -2: Random Number generator Block Here a pre-scalers is made use of to implement the oscillator required to get clock pulses of different frequencies in the pre-processor stage. A 4/5 pre scaler is used to get two different clock pulses. A mode control bit MC controls the output depending on its value. Fig -3: 4/5 Pre scaler circuit In the preprocessor block the two outputs from the pre scalers are xored and inverted and given as a seed to the sampler which is a D-Flip flop. The output of this isgiventoa post processor as a clock which implementsa LFSRcircuitto increase the randomness of the output [3]. The TRNG includes random seed generator pre block and a post processor producing the final output. An important function of the post-digital processor is to giverobustnessof the statistical properties of the TRNG output sequence. The post digital processor is realized by 128-bitLinearFeedback Shift Register (LFSR) [3]. 3. DNA ENCODING DNA cryptography is one of the fast improving innovation which takes a shot at ideas of DNA processing. Another procedure for securing data was shown utilizing the cellular structure of DNA called DNA Computing.DNAcanbeutilized to store and transmit information. The idea of utilizing DNA computation in the fields of cryptography has been distinguished as a conceivable innovation that may present another desire for unbreakable algorithms. DNA Strands are long polymers of a million number of connected nucleotides. These nucleotidescompriseofoneof four nitrogen bases, a five carbon sugar and a phosphate gathering. The nucleotides which make up these polymers are named after the nitrogen base that it comprisesof;ACGT Adenine, Cytosine, Guanine, and Thymine [11]. Speed, less storage, minimal power requirements etc. are some of the advantages of DNA encoding. In DNA coding we can see that the input information that has to be encoded contains characters. The encoding unit takes this input data and generates a triplet code which will include a combo of three bases of DNA.
  • 3. International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 217 Fig -4: DNA Encoding Table 4. PROPOSED WORK The design of a truly random number generator (TRNG) macro-cell to get the random keys of 128 bits, suitable to be integrated into AES Cryptographer, is done. The round keys are generated using this block instead of the Key Expansion process. The round keys obtained from the TRNG block will be stored in memory simultaneously performing the Encryption and decryption Fig -5: TRNG based AES Design The complex process of the key expansion which include sub-byte, word rotation and Xor with R-Con is replacedwith simple, efficient TRNG block. This proposed design will increase the security level as the key process will be fully random without any relation between the keys generated. The area and delay of the proposed system will be reduced. Another approach proposed is to generate the round keys with the help of TRNG block and DNA encoding. In this approach to make sure that the keys obtained are fully random and impossible to guess we make use of the DNA encoding. Here we generate only partial bits from the TRNG block since the DNA encoding will produce triplet code for each input. The required 128 bits of key can be obtained by just giving 24 bits of input to DNA encoding. So the TRNG block can be made smaller for just producing 24 bits of output. This will further reduce the area and delay of the entire system. Fig -6: TRNG and DNA based AES Design 5. SIMULATION RESULTS The system is designed in Verilog and simulated using ModelSim 6.4 c, various simulation outputs are shown below. Fig -7: Normal AES Encryption and Decryption
  • 4. International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 218 Fig -8: TRNG Block output Fig -9: TRNG based AES Fig -10: DNA Code Block Fig -11: TRNG and DNA based AES 6. SYNTHESIS RESULTS The design is synthesized by Xilinx tool 13.2 IDE with Virtex 5 XC5vlx110t-1ff1136 FPGA as the target device. Fig -12: RTL Schematic of Top Module Design Fig -13: RTL Schematic of Inner Modules Fig -14: Device utilization summary of TRG based AES Fig -15: Device utilization summary of Normal AES
  • 5. International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 219 Fig -16: Device utilization summary of TRNG and DNA based AES Fig -17: Comparision Results 6. CONCLUSION The design of AES with TRNG which is used forgeneration of the round keys required for encryption and decryption process, also DNA based TRNG module is implemented to increase the security level further is implemented. The Implementation is based on mathematical properties of Rijndael algorithm where the key expansion part relies on DNA Coder and TRNG. Encryption Design using Shit rows, Mixed Column, Add Round Key is done, and Design of Decryption Part is also done. Genetic Algorithm based Encoding for Key Generation is used for Encryption and Decryption Process. The new design permits the construction of efficient area and speed characteristics, while still keeping a very high protection level. We conducted relevant AES ImplementationwithDNATRNGfor Key Generation Method. With this novel approach of generating the random keys which is purely random and cannot be guessed and also the key entry process will no longer be a manual process. All the set of 128-bit keys required will be generated randomly. The level of security against various attacks will be increased using this method. Also, from the comparison table we can see thatthe area and the delay when compared to the conventional AES implementation has been reduced. The design has an enormous scope of improvement; the TRNG block can be implemented using various other methods. A true source of randomness can be added also there are a variety of true sources of randomness are available and which may help in further optimizing the design. REFERENCES [1] Announcing the Advacned Encryption Standard (AES), Federal Information processing Standards Publication 197,http://nvlpubs.nist.gov/nistpubs/FIPS/NIST.FIPS.1 97.pdf. [2] Practical Implementation of Rijndael S-Box Using Combinational Logic, Edwin NC Mui Custom R & D EngineerTexcoEnterprisePtd.Ltd.http://www.xess.com/ static/media/projects/Rijndael_SBox.pdf. [3] Liu Dongsheng, Liu Zilong, Li Lun*, Zou Xuecheng “A Low-Cost Low-Power Ring Oscillator-Based Truly Random Number Generator for Encryption on Smart Cards”, IEEE Transactions on Circuits and Systems II: Express Briefs (Volume: 63, Issue: 6, June 2016) [4] Apostol Vassilev,Timothy A. Hall, “The Importance of Entropy to Information Security”, IEEE COMPSAC 2014. [5] Differential powerAnalysis: A serious threat for FPGA security, M. Masoumi, Int. J. Internet Technol. Secured Trans., vol. 4, no. 1, pp. 12–25, 2012. [6] Naveen Jarold K, “Hardware Implementation of DNA Based Cryptography”,Proceedings of 2013 IEEE Conference on Information and Communication Technologies (ICT 2013). [7] https://en.wikipedia.org/wiki/Affine_transformaton [8] https://en.wikipedia.org/wiki/Cryptography [9] https://www.designreuse.com/articles/27050/true- randomness-in-cryptography.html [10] http://securityaffairs.co/wordpress/33879/security/d na-cryptography.html [11] http://resources.infosecinstitute.com/dna- cryptography-and-information-security/#gref