This document describes an efficient VLSI design for AES cryptography using a true random number generator (TRNG) and DNA encoding. It aims to improve security and reduce area and delay compared to standard AES. The design generates random round keys using a TRNG instead of the standard key expansion process. It further encodes a partial key from the TRNG using DNA encoding to produce the full 128-bit key, strengthening security. Simulation and synthesis results show the TRNG-based AES has lower area and delay than standard AES. Combining the TRNG with DNA encoding further optimizes the design.