SlideShare a Scribd company logo
Chapter 2 – Combinational
Logic Circuits
Part 3 – Additional Gates and Circuits
Logic and Computer Design Fundamentals
Overview
 Part 3 – Additional Gates and Circuits
• 2-8 Other Gate Types
• 2-9 Exclusive-OR Operator and Gates
• 2-10 High-Impedance Outputs
Chapter 2 - Part 3 2
Other Gate Types
 Why?
• Implementation feasibility and low cost
• Power in implementing Boolean functions
• Convenient conceptual representation
 Gate classifications
• Primitive gate - a gate that can be described using a
single primitive operation type (AND or OR) plus an
optional inversion(s).
• Complex gate - a gate that requires more than one
primitive operation type for its description
 Primitive gates will be covered first
Chapter 2 - Part 3 3
Chapter 2 - Part 3 4
Primitive Digital Logic Gates

Chapter 2 - Part 3 5
Primitive Digital Logic Gates
Chapter 2 - Part 3 6
Complex Digital Logic Gates
Chapter 2 - Part 3 7
Complex Digital Logic Gates
Chapter 2 - Part 3 8
Logical Operations with NAND Gate
2-9 Exclusive-OR Operator and Gates
 Exclusive OR/ Exclusive NOR
 The eXclusive OR (XOR) function is an important Boolean
function used extensively in logic circuits.
 The XOR function may be;
• implemented directly as an electronic circuit (truly a
gate) or
• implemented by interconnecting other gate types (used
as a convenient representation)
 The eXclusive NOR function is the complement of the XOR
function
 By our definition, XOR and XNOR gates are complex
gates.
Chapter 2 - Part 3 9
Exclusive OR/ Exclusive NOR
 Uses for the XOR and XNORs gate include:
• Adders/subtractors/multipliers
• Counters/incrementers/decrementers
• Parity generators/checkers
 Definitions
• The XOR function is:
• The eXclusive NOR (XNOR) function, otherwise
known as equivalence is:
 Strictly speaking, XOR and XNOR gates do no
exist for more that two inputs. Instead, they are
replaced by odd and even functions.
Chapter 2 - Part 3 10
Y
X
Y
X
Y
X +
=

Y
X
Y
X
Y
X +
=

Truth Tables for XOR/XNOR
 Operator Rules: XOR XNOR
 The XOR function means:
X OR Y, but NOT BOTH
 XOR is known as equivalence function, why?
Chapter 2 - Part 3 11
X Y XY
0 0 0
0 1 1
1 0 1
1 1 0
X Y
0 0 1
0 1 0
1 0 0
1 1 1
(XY)
XOR/XNOR (Continued)
 The XOR function can be extended to 3 or more
variables. For more than 2 variables, it is called an odd
function or modulo 2 sum (Mod 2 sum), not an XOR:
 The complement of the odd function is the even
function.
 The XOR identities:
Chapter 2 - Part 3 12
=
= X
1
X
X
0
X 

1
X
X
0
X
X =

=

X
Y
Y
X 
=

Z
Y
X
)
Z
Y
(
X
Z
)
Y
X
( 

=


=


+
+
+
=

 Z
Y
X
Z
Y
X
Z
Y
X
Z
Y
X
Z
Y
X
Symbols For XOR and XNOR
 XOR symbol:
 XNOR symbol:
 Shaped symbols exist only for two inputs
Chapter 2 - Part 3 13
Odd and Even Functions
 The odd and even functions on a K-map form
“checkerboard” patterns.
 The 1s of an odd function correspond to minterms
having an index with an odd number of 1s.
 The 1s of an even function correspond to minterms
having an index with an even number of 1s.
 Implementation of odd and even functions for
greater than four variables as a two-level circuit is
difficult, so we use “trees” made up of :
• 2-input XOR or XNORs
• 3- or 4-input odd or even functions
Chapter 2 - Part 3 14
Example: Odd Function Implementation
 Design a 3-input odd function F = X Y Z
with 2-input XOR gates
 Factoring, F = (X Y) Z
 The circuit:
Chapter 2 - Part 3 15
+ +
+ +
X
Y
Z
F
Example: Even Function Implementation
 Design a 4-input odd function F = W X Y Z
with 2-input XOR and XNOR gates
 Factoring, F = (W X) (Y Z)
 The circuit:
Chapter 2 - Part 3 16
+ + +
+ + +
W
X
Y
F
Z
Parity Generators and Checkers
 In Chapter 1, a parity bit added to n-bit code to produce
an n + 1 bit code:
• Add odd parity bit to generate code words with even parity
• Add even parity bit to generate code words with odd parity
• Use odd parity circuit to check code words with even parity
• Use even parity circuit to check code words with odd parity
 Example: n = 3. Generate even
parity code words of length four
with odd parity generator:
 Check even parity code words of
length four with odd parity checker:
 Operation: (X,Y,Z) = (0,0,1) gives
(X,Y,Z,P) = (0,0,1,1) and C= 0.
If Y changes from 0 to 1 between
generator and checker, then = 1 indicates an error.
Chapter 2 - Part 3 17
X
Y
Z
P
X
Y
Z
C
P
2-10 Hi-Impedance Outputs
 Logic gates introduced thus far
• have 1 and 0 output values,
• cannot have their outputs connected together, and
• transmit signals on connections in only one direction.
 Three-state logic adds a third logic value, Hi-Impedance
(Hi-Z), giving three states: 0, 1, and Hi-Z on the outputs.
Chapter 2 - Part 3 18
Multiplexed Line OL
Chapter 2 - Part 3 19

More Related Content

PPT
102_2_digitalSystem_Chap_2_part_1.ppt
PPT
Lcdf4 chap 03_p2
PDF
Combinational logic circuit by umakant bhaskar gohatre
PDF
chapter-3-logic-gates.pdf
PDF
chapter-3-logic-gates.pdf
PPSX
Coa presentation1
PDF
DLD Chapter-2.pdf
PPTX
Unit 2-data types,Variables,Operators,Conitionals,loops and arrays
102_2_digitalSystem_Chap_2_part_1.ppt
Lcdf4 chap 03_p2
Combinational logic circuit by umakant bhaskar gohatre
chapter-3-logic-gates.pdf
chapter-3-logic-gates.pdf
Coa presentation1
DLD Chapter-2.pdf
Unit 2-data types,Variables,Operators,Conitionals,loops and arrays

Similar to 101_2_digitalSystem_Chap_2_part_3.ppt (20)

PPT
2-Boolean-Algebra.ppt logic and computer design fundamental
PPTX
Digital electronics nandhini kusuma
PPTX
Digital electronics nandhini kusuma
PPTX
Digital electronics nandhini kusuma
PPTX
DLD-W3-L2.pptx
PDF
3CA949D5-0399-46AE-8A97-F01C8599B2DA.pdf
PDF
Bitwise
PPTX
Time and Space Complexity Analysis.pptx
PPTX
Arithmatic logic unit using VHDL (gates)
PPTX
logic gates functions.pptx
PDF
Bt0064 logic design1
PDF
Csc 2313 (lecture 4)
PDF
A Survey on Various Lightweight Cryptographic Algorithms on FPGA
PPTX
fundamentals - week1 to week 4 slide.pptx
PPTX
python ppt.pptx
PPT
vhdl.ppt Verilog Hardware Description Language
PPTX
Digital electronics basic overview .pptx
PDF
Block ciphers
2-Boolean-Algebra.ppt logic and computer design fundamental
Digital electronics nandhini kusuma
Digital electronics nandhini kusuma
Digital electronics nandhini kusuma
DLD-W3-L2.pptx
3CA949D5-0399-46AE-8A97-F01C8599B2DA.pdf
Bitwise
Time and Space Complexity Analysis.pptx
Arithmatic logic unit using VHDL (gates)
logic gates functions.pptx
Bt0064 logic design1
Csc 2313 (lecture 4)
A Survey on Various Lightweight Cryptographic Algorithms on FPGA
fundamentals - week1 to week 4 slide.pptx
python ppt.pptx
vhdl.ppt Verilog Hardware Description Language
Digital electronics basic overview .pptx
Block ciphers
Ad

Recently uploaded (20)

PPT
introduction to datamining and warehousing
PPTX
CURRICULAM DESIGN engineering FOR CSE 2025.pptx
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PDF
EXPLORING LEARNING ENGAGEMENT FACTORS INFLUENCING BEHAVIORAL, COGNITIVE, AND ...
PPTX
introduction to high performance computing
PDF
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
PDF
737-MAX_SRG.pdf student reference guides
PDF
PREDICTION OF DIABETES FROM ELECTRONIC HEALTH RECORDS
PDF
Unit I ESSENTIAL OF DIGITAL MARKETING.pdf
PDF
A SYSTEMATIC REVIEW OF APPLICATIONS IN FRAUD DETECTION
PDF
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
PPTX
6ME3A-Unit-II-Sensors and Actuators_Handouts.pptx
PDF
PPT on Performance Review to get promotions
PPTX
communication and presentation skills 01
PDF
BIO-INSPIRED ARCHITECTURE FOR PARSIMONIOUS CONVERSATIONAL INTELLIGENCE : THE ...
PDF
Exploratory_Data_Analysis_Fundamentals.pdf
PDF
Soil Improvement Techniques Note - Rabbi
PDF
Automation-in-Manufacturing-Chapter-Introduction.pdf
PDF
Analyzing Impact of Pakistan Economic Corridor on Import and Export in Pakist...
PPTX
Artificial Intelligence
introduction to datamining and warehousing
CURRICULAM DESIGN engineering FOR CSE 2025.pptx
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
EXPLORING LEARNING ENGAGEMENT FACTORS INFLUENCING BEHAVIORAL, COGNITIVE, AND ...
introduction to high performance computing
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
737-MAX_SRG.pdf student reference guides
PREDICTION OF DIABETES FROM ELECTRONIC HEALTH RECORDS
Unit I ESSENTIAL OF DIGITAL MARKETING.pdf
A SYSTEMATIC REVIEW OF APPLICATIONS IN FRAUD DETECTION
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
6ME3A-Unit-II-Sensors and Actuators_Handouts.pptx
PPT on Performance Review to get promotions
communication and presentation skills 01
BIO-INSPIRED ARCHITECTURE FOR PARSIMONIOUS CONVERSATIONAL INTELLIGENCE : THE ...
Exploratory_Data_Analysis_Fundamentals.pdf
Soil Improvement Techniques Note - Rabbi
Automation-in-Manufacturing-Chapter-Introduction.pdf
Analyzing Impact of Pakistan Economic Corridor on Import and Export in Pakist...
Artificial Intelligence
Ad

101_2_digitalSystem_Chap_2_part_3.ppt

  • 1. Chapter 2 – Combinational Logic Circuits Part 3 – Additional Gates and Circuits Logic and Computer Design Fundamentals
  • 2. Overview  Part 3 – Additional Gates and Circuits • 2-8 Other Gate Types • 2-9 Exclusive-OR Operator and Gates • 2-10 High-Impedance Outputs Chapter 2 - Part 3 2
  • 3. Other Gate Types  Why? • Implementation feasibility and low cost • Power in implementing Boolean functions • Convenient conceptual representation  Gate classifications • Primitive gate - a gate that can be described using a single primitive operation type (AND or OR) plus an optional inversion(s). • Complex gate - a gate that requires more than one primitive operation type for its description  Primitive gates will be covered first Chapter 2 - Part 3 3
  • 4. Chapter 2 - Part 3 4 Primitive Digital Logic Gates 
  • 5. Chapter 2 - Part 3 5 Primitive Digital Logic Gates
  • 6. Chapter 2 - Part 3 6 Complex Digital Logic Gates
  • 7. Chapter 2 - Part 3 7 Complex Digital Logic Gates
  • 8. Chapter 2 - Part 3 8 Logical Operations with NAND Gate
  • 9. 2-9 Exclusive-OR Operator and Gates  Exclusive OR/ Exclusive NOR  The eXclusive OR (XOR) function is an important Boolean function used extensively in logic circuits.  The XOR function may be; • implemented directly as an electronic circuit (truly a gate) or • implemented by interconnecting other gate types (used as a convenient representation)  The eXclusive NOR function is the complement of the XOR function  By our definition, XOR and XNOR gates are complex gates. Chapter 2 - Part 3 9
  • 10. Exclusive OR/ Exclusive NOR  Uses for the XOR and XNORs gate include: • Adders/subtractors/multipliers • Counters/incrementers/decrementers • Parity generators/checkers  Definitions • The XOR function is: • The eXclusive NOR (XNOR) function, otherwise known as equivalence is:  Strictly speaking, XOR and XNOR gates do no exist for more that two inputs. Instead, they are replaced by odd and even functions. Chapter 2 - Part 3 10 Y X Y X Y X + =  Y X Y X Y X + = 
  • 11. Truth Tables for XOR/XNOR  Operator Rules: XOR XNOR  The XOR function means: X OR Y, but NOT BOTH  XOR is known as equivalence function, why? Chapter 2 - Part 3 11 X Y XY 0 0 0 0 1 1 1 0 1 1 1 0 X Y 0 0 1 0 1 0 1 0 0 1 1 1 (XY)
  • 12. XOR/XNOR (Continued)  The XOR function can be extended to 3 or more variables. For more than 2 variables, it is called an odd function or modulo 2 sum (Mod 2 sum), not an XOR:  The complement of the odd function is the even function.  The XOR identities: Chapter 2 - Part 3 12 = = X 1 X X 0 X   1 X X 0 X X =  =  X Y Y X  =  Z Y X ) Z Y ( X Z ) Y X (   =   =   + + + =   Z Y X Z Y X Z Y X Z Y X Z Y X
  • 13. Symbols For XOR and XNOR  XOR symbol:  XNOR symbol:  Shaped symbols exist only for two inputs Chapter 2 - Part 3 13
  • 14. Odd and Even Functions  The odd and even functions on a K-map form “checkerboard” patterns.  The 1s of an odd function correspond to minterms having an index with an odd number of 1s.  The 1s of an even function correspond to minterms having an index with an even number of 1s.  Implementation of odd and even functions for greater than four variables as a two-level circuit is difficult, so we use “trees” made up of : • 2-input XOR or XNORs • 3- or 4-input odd or even functions Chapter 2 - Part 3 14
  • 15. Example: Odd Function Implementation  Design a 3-input odd function F = X Y Z with 2-input XOR gates  Factoring, F = (X Y) Z  The circuit: Chapter 2 - Part 3 15 + + + + X Y Z F
  • 16. Example: Even Function Implementation  Design a 4-input odd function F = W X Y Z with 2-input XOR and XNOR gates  Factoring, F = (W X) (Y Z)  The circuit: Chapter 2 - Part 3 16 + + + + + + W X Y F Z
  • 17. Parity Generators and Checkers  In Chapter 1, a parity bit added to n-bit code to produce an n + 1 bit code: • Add odd parity bit to generate code words with even parity • Add even parity bit to generate code words with odd parity • Use odd parity circuit to check code words with even parity • Use even parity circuit to check code words with odd parity  Example: n = 3. Generate even parity code words of length four with odd parity generator:  Check even parity code words of length four with odd parity checker:  Operation: (X,Y,Z) = (0,0,1) gives (X,Y,Z,P) = (0,0,1,1) and C= 0. If Y changes from 0 to 1 between generator and checker, then = 1 indicates an error. Chapter 2 - Part 3 17 X Y Z P X Y Z C P
  • 18. 2-10 Hi-Impedance Outputs  Logic gates introduced thus far • have 1 and 0 output values, • cannot have their outputs connected together, and • transmit signals on connections in only one direction.  Three-state logic adds a third logic value, Hi-Impedance (Hi-Z), giving three states: 0, 1, and Hi-Z on the outputs. Chapter 2 - Part 3 18