SlideShare a Scribd company logo
2
Most read
3
Most read
4
Most read
ARCHITECTURAL DEVELOPMENT
TRACKS
MULTIPLE–PROCESSOR TRACKS
 It can be either a shared-memory multiprocessor or a distributed-memory
multicomputer
Shared-memory track
 Single address space in the entire system
 The track started with C.mmp
NYU Ultrcomputer & Illinois Cedar
 They were developed with a single address space
 Both systems used multistage networks as a system interconnect
 Ultracomputer developed the combining network for fast synchronization among
multiple processors
 NYU developed by Allan Gottlieb in 1983
 The major achievements in Cedar project are in parallel compilers and
performance benchmarking experiments
 Illinois Cedar project was developed by David Kuck in 1987
 Cedar is a cluster-based shared memory multiprocessor
 The system consists of four clusters connected through two unidirectional
interconnection networks to a globally shared memory
Stanford Dash
 NUMA multiprocessor
 Distributed memories forming a global address space
 Cache coherence is enforced with distributed directories
Fujitsu VPP500
 222-processor system with a crossbar interconnect
 Shared memories are distributed to all processor nodes
KSR 1
 It’s a typical COMA model
 Kendall Square Research,1990
IBM RP3 & BBN Butterfly
 These are two large-scale multiprocessors
 Both use multistage networks but with different interstage connections
 RP3, the Research Parallel Processing Prototype, was a research vehicle for
exploring the hardware and software aspects of highly parallel computation.
 RP3 was a shared-memory machine that was designed to be scalable to 512
processors; a 64-processor machine was in operation from October 1988
through March 1991
 The BBN Butterfly was a massively parallel computer built by Bolt, Beranek
and Newman in the 1980s.
 Each machine had up to 512 CPUs, each with local memory, which could be
connected to allow every CPU access to every other CPU's memory, although
with a substantially greater latency (roughly 15:1) than for its own. The CPUs
were commodity microprocessors.
 The memory address space was shared.
Message-Passing Track
Cosmic Cube
 The Caltech Cosmic Cube was a parallel computer, developed by Charles
Seitz and Geoffrey from 1981 onward
 It leads the development of message-passing multicomputers
 It was an early attempt to capitalise on VLSI to speed up scientific
calculations at a reasonable cost
 Intel has produced a series of medium –grain hypercube computers(the iPSCs)
 The nCUBE 2 is also a hypercube configuration
 Paragon is the latest Intel system
 Mosaic and the MIT J-Machine are on the research track which are the two fine-grain
multicomputers
Architectural Development Tracks
MULTIVECTOR & SIMD TRACKS
Multivector track
 These are traditional vector supercomputers
 The CDC 7600 was the first vector dual-processor system
 The Cray and Japanese supercomputers followed the register-to-register
architecture
 Cray 1 leads the multivector development in 1978
 The latest Cray/MPP is a massively parallel with distributed shared memory
 Its work as a back-end accelerator with Cray Y-MP Series
Architectural Development Tracks
Architectural Development Tracks
The SIMD Track
 The Illiac IV leads the construction of SIMD computers
 The Goodyear MPP, the AMT/DAP610, and the TMC/CM-2,are all SIMD
machines built with bit-slice PEs
 The CM-5 is a synchronized MIMD machine executing in a multiple-SIMD mode
 The word-wide PEs is used in :
 BSP was a shared-memory SIMD machine built with 16 processors
updating a group of 17 memory modules synchronously
 The GF11 was developed at the IBM Watson Laboratory for scientific
simulation research use
 The MasPar MP1 is the only medium-grain SIMD computer currently in
production use
Architectural Development Tracks
Architectural Development Tracks

More Related Content

PPT
system interconnect architectures in ACA
PPT
program partitioning and scheduling IN Advanced Computer Architecture
PPTX
System interconnect architecture
PDF
Program and Network Properties
PPT
program flow mechanisms, advanced computer architecture
PDF
Parallel programming model, language and compiler in ACA.
DOCX
Parallel computing persentation
PPT
Parallel computing
system interconnect architectures in ACA
program partitioning and scheduling IN Advanced Computer Architecture
System interconnect architecture
Program and Network Properties
program flow mechanisms, advanced computer architecture
Parallel programming model, language and compiler in ACA.
Parallel computing persentation
Parallel computing

What's hot (20)

PPTX
Connection Machine
PPTX
parallel language and compiler
PPTX
Applications of paralleL processing
PPTX
Harvard architecture
PDF
SOC System Design Approach
PPTX
Parallel programming model
PPT
advanced computer architesture-conditions of parallelism
PPT
NUMA overview
PPTX
Lec 4 (program and network properties)
PDF
Centralized shared memory architectures
PPTX
Computer architecture virtual memory
PPTX
Chapter 1 2 - some size factors
PDF
Lecture 4 principles of parallel algorithm design updated
PPTX
Introduction to Parallel Computing
PPT
parallel programming models
PPTX
Multiprocessor Architecture (Advanced computer architecture)
PPTX
Parallel Programing Model
PPTX
RISC (reduced instruction set computer)
PPT
Hardware and Software parallelism
Connection Machine
parallel language and compiler
Applications of paralleL processing
Harvard architecture
SOC System Design Approach
Parallel programming model
advanced computer architesture-conditions of parallelism
NUMA overview
Lec 4 (program and network properties)
Centralized shared memory architectures
Computer architecture virtual memory
Chapter 1 2 - some size factors
Lecture 4 principles of parallel algorithm design updated
Introduction to Parallel Computing
parallel programming models
Multiprocessor Architecture (Advanced computer architecture)
Parallel Programing Model
RISC (reduced instruction set computer)
Hardware and Software parallelism
Ad

Similar to Architectural Development Tracks (20)

DOC
DOC
PDF
Lecture 1 - introduction OS learner .pdf
PPTX
Super computer
PPT
Super computers
PPTX
Computer_Evolution_Ch2.pptx
PDF
Computer_Clustering_Technologies
PPT
Cpu architecture
PPTX
evolution research.pptx
PPTX
Third generation computers (hardware and software)
PPT
Paralle programming 2
PPT
Massively Parallel Architectures
PDF
MIcrokernel
PPTX
supercomputer
PPTX
Generation of computer
PPT
Komputasi Awan
PDF
Cache and Interconnect Architectures in Multiprocessors Michel Dubois Shreeka...
PDF
introduction.pdf
PPT
Concept & generation of computers
PDF
TOPIC 1 LECTURE- DEVELOPMENT OF COMPUTERS.pdf
Lecture 1 - introduction OS learner .pdf
Super computer
Super computers
Computer_Evolution_Ch2.pptx
Computer_Clustering_Technologies
Cpu architecture
evolution research.pptx
Third generation computers (hardware and software)
Paralle programming 2
Massively Parallel Architectures
MIcrokernel
supercomputer
Generation of computer
Komputasi Awan
Cache and Interconnect Architectures in Multiprocessors Michel Dubois Shreeka...
introduction.pdf
Concept & generation of computers
TOPIC 1 LECTURE- DEVELOPMENT OF COMPUTERS.pdf
Ad

Recently uploaded (20)

PPTX
Strings in CPP - Strings in C++ are sequences of characters used to store and...
PPTX
UNIT 4 Total Quality Management .pptx
PPTX
bas. eng. economics group 4 presentation 1.pptx
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PPTX
CH1 Production IntroductoryConcepts.pptx
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PPTX
Lesson 3_Tessellation.pptx finite Mathematics
PPTX
Geodesy 1.pptx...............................................
PDF
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
PPTX
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PPTX
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
PDF
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PDF
Digital Logic Computer Design lecture notes
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PPTX
MCN 401 KTU-2019-PPE KITS-MODULE 2.pptx
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
DOCX
573137875-Attendance-Management-System-original
Strings in CPP - Strings in C++ are sequences of characters used to store and...
UNIT 4 Total Quality Management .pptx
bas. eng. economics group 4 presentation 1.pptx
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
CH1 Production IntroductoryConcepts.pptx
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
Lesson 3_Tessellation.pptx finite Mathematics
Geodesy 1.pptx...............................................
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Digital Logic Computer Design lecture notes
Embodied AI: Ushering in the Next Era of Intelligent Systems
MCN 401 KTU-2019-PPE KITS-MODULE 2.pptx
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
573137875-Attendance-Management-System-original

Architectural Development Tracks

  • 2. MULTIPLE–PROCESSOR TRACKS  It can be either a shared-memory multiprocessor or a distributed-memory multicomputer Shared-memory track  Single address space in the entire system  The track started with C.mmp
  • 3. NYU Ultrcomputer & Illinois Cedar  They were developed with a single address space  Both systems used multistage networks as a system interconnect  Ultracomputer developed the combining network for fast synchronization among multiple processors  NYU developed by Allan Gottlieb in 1983
  • 4.  The major achievements in Cedar project are in parallel compilers and performance benchmarking experiments  Illinois Cedar project was developed by David Kuck in 1987  Cedar is a cluster-based shared memory multiprocessor  The system consists of four clusters connected through two unidirectional interconnection networks to a globally shared memory
  • 5. Stanford Dash  NUMA multiprocessor  Distributed memories forming a global address space  Cache coherence is enforced with distributed directories
  • 6. Fujitsu VPP500  222-processor system with a crossbar interconnect  Shared memories are distributed to all processor nodes KSR 1  It’s a typical COMA model  Kendall Square Research,1990
  • 7. IBM RP3 & BBN Butterfly  These are two large-scale multiprocessors  Both use multistage networks but with different interstage connections  RP3, the Research Parallel Processing Prototype, was a research vehicle for exploring the hardware and software aspects of highly parallel computation.  RP3 was a shared-memory machine that was designed to be scalable to 512 processors; a 64-processor machine was in operation from October 1988 through March 1991
  • 8.  The BBN Butterfly was a massively parallel computer built by Bolt, Beranek and Newman in the 1980s.  Each machine had up to 512 CPUs, each with local memory, which could be connected to allow every CPU access to every other CPU's memory, although with a substantially greater latency (roughly 15:1) than for its own. The CPUs were commodity microprocessors.  The memory address space was shared.
  • 10. Cosmic Cube  The Caltech Cosmic Cube was a parallel computer, developed by Charles Seitz and Geoffrey from 1981 onward  It leads the development of message-passing multicomputers  It was an early attempt to capitalise on VLSI to speed up scientific calculations at a reasonable cost
  • 11.  Intel has produced a series of medium –grain hypercube computers(the iPSCs)  The nCUBE 2 is also a hypercube configuration  Paragon is the latest Intel system  Mosaic and the MIT J-Machine are on the research track which are the two fine-grain multicomputers
  • 13. MULTIVECTOR & SIMD TRACKS Multivector track  These are traditional vector supercomputers  The CDC 7600 was the first vector dual-processor system  The Cray and Japanese supercomputers followed the register-to-register architecture  Cray 1 leads the multivector development in 1978  The latest Cray/MPP is a massively parallel with distributed shared memory  Its work as a back-end accelerator with Cray Y-MP Series
  • 16. The SIMD Track  The Illiac IV leads the construction of SIMD computers  The Goodyear MPP, the AMT/DAP610, and the TMC/CM-2,are all SIMD machines built with bit-slice PEs  The CM-5 is a synchronized MIMD machine executing in a multiple-SIMD mode
  • 17.  The word-wide PEs is used in :  BSP was a shared-memory SIMD machine built with 16 processors updating a group of 17 memory modules synchronously  The GF11 was developed at the IBM Watson Laboratory for scientific simulation research use  The MasPar MP1 is the only medium-grain SIMD computer currently in production use