SlideShare a Scribd company logo
3
Most read
10
Most read
11
Most read
www.oeclib.in
Submitted By:
Odisha Electronic Digital Library
Seminar
On
Asynchronous Chips
CONTENTS
 INTRODUCTION
 PROBLEMS WITH SYNCHRONOUS
 Approach ASYNCHRONOUS LOGIC
 HOW DO THEY WORK?
 SOME FEATURES
 A CHALLENGING TIME
 CONCLUSION
 REFERENCES
INTRODUCTION
 Computer chips of today are synchronous.
 They contain a main clock, which controls the timing of
the entire chips.
 There are problems, however, involved with these
clocked designs that are common today.
 One problem is speed. A chip can only work as fast as its
slowest component.
Problems with Synchronous Approach
 Distributing the clock globally.
 Wastage of energy.
 Traverse the chip’s longest wires in one clock cycle.
 Order of arrival of the signals is unimportant.
 Clocks themselves consume lot of energy (~30%).
Asynchronous logic circuits
 Colckless chips/Asynchronous/self-timed circuits.
 Functions away from the clock.
 Different parts work at different speeds.
 Hand-off the result immediately.
Clock time cycle vs. clockless time cycle
Asynchronous Chips ppt
RENDEZVOUS CIRCUITS
How do they work?
 No pure asynchronous chips are available.
 Uses handshake signals for the data exchange.
 Data moves only when required, not always.
◦ Minimizes power consumption.
◦ Less EMI  less noise  more applications.
◦ Stream data applications.
Some features
 Integrated pipelining mode.
◦ Domino logic.
◦ Delay – insensitive.
 Two different implementation details
◦ Dual rail.
◦ Bundled data.
Challenges
 Interfacing between synchronous and
asynchronous
◦ Many devices available now are synchronous in
nature.
◦ Special circuits are needed to align them.
 Lack of expertise.
 Lack of tools.
 Engineers are not trained in these fields.
 Academically, no courses available.
CONCLUSION
 Clocks have served the electronics
design industry very well for a long time,
but there are insignificant difficulties
looming for clocked design in future.
These difficulties are most obvious in
complex SOC development, where
electrical noise, power and design costs
threaten to render the potential of future
process technologies inaccessible to
clocked design.
REFERNCES
 www.google.com
 www.wikipedia.com
 www.oeclib.in
Asynchronous Chips ppt

More Related Content

PPT
Semiconductor memory
PDF
1. Introduction to Embedded Systems & IoT
PPTX
Chapter 4 Embedded System: Application and Domain Specific
PPTX
Pic microcontroller architecture
DOC
8051 Microcontroller Notes
PPTX
Fractal robots.ppt
PPTX
Architecture of 8051
PPTX
Target hardware debugging
Semiconductor memory
1. Introduction to Embedded Systems & IoT
Chapter 4 Embedded System: Application and Domain Specific
Pic microcontroller architecture
8051 Microcontroller Notes
Fractal robots.ppt
Architecture of 8051
Target hardware debugging

What's hot (20)

PPTX
Embedded Systems - Training ppt
PPTX
Introduction to Embedded System I: Chapter 2 (5th portion)
PPTX
Timing Diagram of MVI Instruction of 8085 Microprocessor
PPTX
Trends and challenges in vlsi
PDF
System On Chip
PPTX
Ch 1 introduction to Embedded Systems (AY:2018-2019--> First Semester)
PDF
ARM CORTEX M3 PPT
PPT
GSM Technology
PPT
Raspberry pi
PPT
Blue brain ppt
PPTX
CISC & RISC Architecture
PDF
Vx works RTOS
PPTX
SMART DUST
PPT
Embedded firmware
PPTX
Plastic memory
PPTX
Microcontroller 8051 and its interfacing
PDF
Unit 1 intro-embedded
PPTX
WSN NETWORK -MAC PROTOCOLS - Low Duty Cycle Protocols And Wakeup Concepts – ...
PPTX
Block diagram of motherboard
PPT
Voice and touchscreen operated wheelchair ppt
Embedded Systems - Training ppt
Introduction to Embedded System I: Chapter 2 (5th portion)
Timing Diagram of MVI Instruction of 8085 Microprocessor
Trends and challenges in vlsi
System On Chip
Ch 1 introduction to Embedded Systems (AY:2018-2019--> First Semester)
ARM CORTEX M3 PPT
GSM Technology
Raspberry pi
Blue brain ppt
CISC & RISC Architecture
Vx works RTOS
SMART DUST
Embedded firmware
Plastic memory
Microcontroller 8051 and its interfacing
Unit 1 intro-embedded
WSN NETWORK -MAC PROTOCOLS - Low Duty Cycle Protocols And Wakeup Concepts – ...
Block diagram of motherboard
Voice and touchscreen operated wheelchair ppt
Ad

Similar to Asynchronous Chips ppt (20)

PPTX
ritik kumAR PPT-converted.pptx
PPT
Clockless chips
PPTX
CLOCKLESS CHIP BY Saurabh singh
PPTX
Asynchronous Processors: Clockless Logic
PPT
Clockless Chips
PDF
Optical Computing
PDF
PDF
Asynchronous processors Poster
DOCX
Ch 1 Introduction(1).docx
DOC
The process of electronic circuit design
PPTX
Density based-traffic-light-control-system project-2 (3)
PPTX
Clockless chip
PDF
MT 6215- Slide-0-2025.pdf
PPT
Opticalcomputing final
PPTX
An automotive survey
PPTX
Car Control System using Logic Gates.pptx
PPT
Opticalcomputing final
PPTX
Digital electronics-overview
PDF
A Low Power Solution to Clock Domain Crossing
PPTX
ritik kumAR PPT-converted.pptx
Clockless chips
CLOCKLESS CHIP BY Saurabh singh
Asynchronous Processors: Clockless Logic
Clockless Chips
Optical Computing
Asynchronous processors Poster
Ch 1 Introduction(1).docx
The process of electronic circuit design
Density based-traffic-light-control-system project-2 (3)
Clockless chip
MT 6215- Slide-0-2025.pdf
Opticalcomputing final
An automotive survey
Car Control System using Logic Gates.pptx
Opticalcomputing final
Digital electronics-overview
A Low Power Solution to Clock Domain Crossing
Ad

More from OECLIB Odisha Electronics Control Library (20)

PPTX
PPTX
PPTX
Agent Oriented Programming PPT
PPTX
Wireless application protocol ppt
PPTX
Wireless Communication ppt
PPTX
PPTX
Sixth sense technology ppt
PPTX
Software developement life cycle ppt
PPTX
Voice-over-Internet Protocol (VoIP) ppt
PPTX
Virtual Private Networks (VPN) ppt
PPTX

Recently uploaded (20)

PDF
System and Network Administration Chapter 2
PPTX
Transform Your Business with a Software ERP System
PPTX
history of c programming in notes for students .pptx
PDF
Internet Downloader Manager (IDM) Crack 6.42 Build 41
PDF
Understanding Forklifts - TECH EHS Solution
PDF
medical staffing services at VALiNTRY
PPTX
Introduction to Artificial Intelligence
PPTX
VVF-Customer-Presentation2025-Ver1.9.pptx
PPTX
L1 - Introduction to python Backend.pptx
PDF
PTS Company Brochure 2025 (1).pdf.......
PPTX
CHAPTER 2 - PM Management and IT Context
PDF
AI in Product Development-omnex systems
PDF
Flood Susceptibility Mapping Using Image-Based 2D-CNN Deep Learnin. Overview ...
PPTX
Lecture 3: Operating Systems Introduction to Computer Hardware Systems
PPTX
CHAPTER 12 - CYBER SECURITY AND FUTURE SKILLS (1) (1).pptx
PDF
2025 Textile ERP Trends: SAP, Odoo & Oracle
PDF
Nekopoi APK 2025 free lastest update
PDF
How Creative Agencies Leverage Project Management Software.pdf
PDF
SAP S4 Hana Brochure 3 (PTS SYSTEMS AND SOLUTIONS)
PDF
Internet Downloader Manager (IDM) Crack 6.42 Build 42 Updates Latest 2025
System and Network Administration Chapter 2
Transform Your Business with a Software ERP System
history of c programming in notes for students .pptx
Internet Downloader Manager (IDM) Crack 6.42 Build 41
Understanding Forklifts - TECH EHS Solution
medical staffing services at VALiNTRY
Introduction to Artificial Intelligence
VVF-Customer-Presentation2025-Ver1.9.pptx
L1 - Introduction to python Backend.pptx
PTS Company Brochure 2025 (1).pdf.......
CHAPTER 2 - PM Management and IT Context
AI in Product Development-omnex systems
Flood Susceptibility Mapping Using Image-Based 2D-CNN Deep Learnin. Overview ...
Lecture 3: Operating Systems Introduction to Computer Hardware Systems
CHAPTER 12 - CYBER SECURITY AND FUTURE SKILLS (1) (1).pptx
2025 Textile ERP Trends: SAP, Odoo & Oracle
Nekopoi APK 2025 free lastest update
How Creative Agencies Leverage Project Management Software.pdf
SAP S4 Hana Brochure 3 (PTS SYSTEMS AND SOLUTIONS)
Internet Downloader Manager (IDM) Crack 6.42 Build 42 Updates Latest 2025

Asynchronous Chips ppt

  • 1. www.oeclib.in Submitted By: Odisha Electronic Digital Library Seminar On Asynchronous Chips
  • 2. CONTENTS  INTRODUCTION  PROBLEMS WITH SYNCHRONOUS  Approach ASYNCHRONOUS LOGIC  HOW DO THEY WORK?  SOME FEATURES  A CHALLENGING TIME  CONCLUSION  REFERENCES
  • 3. INTRODUCTION  Computer chips of today are synchronous.  They contain a main clock, which controls the timing of the entire chips.  There are problems, however, involved with these clocked designs that are common today.  One problem is speed. A chip can only work as fast as its slowest component.
  • 4. Problems with Synchronous Approach  Distributing the clock globally.  Wastage of energy.  Traverse the chip’s longest wires in one clock cycle.  Order of arrival of the signals is unimportant.  Clocks themselves consume lot of energy (~30%).
  • 5. Asynchronous logic circuits  Colckless chips/Asynchronous/self-timed circuits.  Functions away from the clock.  Different parts work at different speeds.  Hand-off the result immediately.
  • 6. Clock time cycle vs. clockless time cycle
  • 9. How do they work?  No pure asynchronous chips are available.  Uses handshake signals for the data exchange.  Data moves only when required, not always. ◦ Minimizes power consumption. ◦ Less EMI  less noise  more applications. ◦ Stream data applications.
  • 10. Some features  Integrated pipelining mode. ◦ Domino logic. ◦ Delay – insensitive.  Two different implementation details ◦ Dual rail. ◦ Bundled data.
  • 11. Challenges  Interfacing between synchronous and asynchronous ◦ Many devices available now are synchronous in nature. ◦ Special circuits are needed to align them.  Lack of expertise.  Lack of tools.  Engineers are not trained in these fields.  Academically, no courses available.
  • 12. CONCLUSION  Clocks have served the electronics design industry very well for a long time, but there are insignificant difficulties looming for clocked design in future. These difficulties are most obvious in complex SOC development, where electrical noise, power and design costs threaten to render the potential of future process technologies inaccessible to clocked design.

Editor's Notes