SlideShare a Scribd company logo
PRESENTED BY
SWARNIKA KUMARI, LECTURER
DEPARTMENT OF ELECTRONICS ENGINEERING
GOVERNMENT POLYTECHNIC SIWAN
Combinational Logic Circuits
CONTENT
 Introduction
 Difference between Combinational & Sequential
 Classification of Combinational Logic Circuits
 Half Adder
 Full Adder
 Application
SESSION OUTCOMES
After attending this session, the student will be
able to:
•Students will be able to distinguish between combinational and sequential circuits.
•Students will design and analyze half adders and full adders.
•Students will understand the significance of combinational circuits in practical
applications.
Introduction
A combinational logic circuit is a type of digital
circuit in which the output is determined solely by
the current combination of inputs, without any
dependence on previous inputs or states.
These circuits perform operations based on
Boolean algebra and are used for various
applications, such as arithmetic operations, data
processing, and signal manipulation.
Difference between Combinational & Sequential
Classification of Combinational Logic Circuits
Half Adder
 Adding two single-bit binary values, X, Y produces a
sum S bit and a carry out C-out bit.
 This operation is called half addition and the
circuit to realize it is called a half adder.
Half Adder Truth Table
Inputs
Outputs
X Y S C-out
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
S(X,Y) =  (1,2)
S = X’Y + XY’
S = X  Y
C-out(x, y) =  (3)
C-out = XY
Half
Adder
X
Y
S
C-out
combinational logic circuits and its application.
Full Adder
Full Adder Truth Table
Inputs Outputs
X Y C-in S C-out
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
Full
Adder
S
X Y
C-in C-out
Adding two single bit binary values X & Y with a Carry input bit
produces a sum bit and carry output bit
S(X,Y, C-in) =  (1,2,4,7)
C-out(x, y, C-in) =  (3,5,6,7)
S = X’Y’(C-in) + XY’(C-in)’ + XY’(C-in)’ + XY(C-in)
S = X  Y  (C-in)
Circuit Diagram using basic gates &
X-or
Circuit Diagram using two Half adder
Application
1.Arithmetic Logic Units (ALUs)
2.Data Transmission Systems
3.Memory Address Decoding
4.Display Systems
5.Digital Signal Processing (DSP)
6.Automation Systems
7.Error Detection and Correction
THANK YOU

More Related Content

PPT
Binary parallel adder, decimal adder
PPTX
23CS901Digital principles and computer organization
PPT
Unit 2 module-2
PDF
C–Analysis and Design Procedures–Binary Adder-Subtractor
PDF
Unit-IV(jhfddfghjtdfghhjhgfgCLC) (2).pdf
PPTX
Introduction of Combinational logic circuits & half adder
PPTX
Combinational circuit.pptx
PPTX
Combinational circuit.pptx
Binary parallel adder, decimal adder
23CS901Digital principles and computer organization
Unit 2 module-2
C–Analysis and Design Procedures–Binary Adder-Subtractor
Unit-IV(jhfddfghjtdfghhjhgfgCLC) (2).pdf
Introduction of Combinational logic circuits & half adder
Combinational circuit.pptx
Combinational circuit.pptx

Similar to combinational logic circuits and its application. (20)

PDF
Unit-I11111111111111111111111111111I.pdf
PDF
Design of Adder and Subtractor Circuits
PDF
1. Combinational Logic Circutis with examples (1).pdf
PDF
1. Combinational Logic Circutis with examples (1).pdf
PPTX
Chapter 4: Combinational Logic
PDF
half adder and full adder for logic gate
PPT
Half adder & full adder
DOCX
cs 3351 dpco
PPTX
UNIT - II.pptx
PPTX
Digital electronics-COMBINATIONAL CIRCUIT DESIGN
PDF
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
PPTX
DIGITAL ELECTRONICS :UNIT-II-COMBINATIONAL CIRCUIT DESIGN
PPT
Adder and subtrctor DLD
PPTX
Digital principal and computer organization
PPTX
Computer Organization and Architecture Presentation
PPT
Lecturer mid.ppt
PDF
DIGITAL PRINCIPLES AND SYSTEM DESIGN LAB MANUAL
PPTX
lecture 2.1.4.pptxDHGGGHJFGHCFHJHFHGGK.H
PPTX
Half & Full Adder
PPTX
Combinational circuit
Unit-I11111111111111111111111111111I.pdf
Design of Adder and Subtractor Circuits
1. Combinational Logic Circutis with examples (1).pdf
1. Combinational Logic Circutis with examples (1).pdf
Chapter 4: Combinational Logic
half adder and full adder for logic gate
Half adder & full adder
cs 3351 dpco
UNIT - II.pptx
Digital electronics-COMBINATIONAL CIRCUIT DESIGN
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
DIGITAL ELECTRONICS :UNIT-II-COMBINATIONAL CIRCUIT DESIGN
Adder and subtrctor DLD
Digital principal and computer organization
Computer Organization and Architecture Presentation
Lecturer mid.ppt
DIGITAL PRINCIPLES AND SYSTEM DESIGN LAB MANUAL
lecture 2.1.4.pptxDHGGGHJFGHCFHJHFHGGK.H
Half & Full Adder
Combinational circuit
Ad

Recently uploaded (20)

PPTX
Geodesy 1.pptx...............................................
PPTX
Internet of Things (IOT) - A guide to understanding
PPTX
web development for engineering and engineering
PPTX
Construction Project Organization Group 2.pptx
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PDF
composite construction of structures.pdf
PPTX
UNIT 4 Total Quality Management .pptx
PPTX
Lecture Notes Electrical Wiring System Components
PPTX
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
PPTX
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
PDF
Well-logging-methods_new................
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PDF
Digital Logic Computer Design lecture notes
PPTX
additive manufacturing of ss316l using mig welding
PPT
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
PDF
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
PPT
Mechanical Engineering MATERIALS Selection
PPTX
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
DOCX
573137875-Attendance-Management-System-original
Geodesy 1.pptx...............................................
Internet of Things (IOT) - A guide to understanding
web development for engineering and engineering
Construction Project Organization Group 2.pptx
Model Code of Practice - Construction Work - 21102022 .pdf
composite construction of structures.pdf
UNIT 4 Total Quality Management .pptx
Lecture Notes Electrical Wiring System Components
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
UNIT-1 - COAL BASED THERMAL POWER PLANTS
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
Well-logging-methods_new................
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
Digital Logic Computer Design lecture notes
additive manufacturing of ss316l using mig welding
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
Mechanical Engineering MATERIALS Selection
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
573137875-Attendance-Management-System-original
Ad

combinational logic circuits and its application.

  • 1. PRESENTED BY SWARNIKA KUMARI, LECTURER DEPARTMENT OF ELECTRONICS ENGINEERING GOVERNMENT POLYTECHNIC SIWAN Combinational Logic Circuits
  • 2. CONTENT  Introduction  Difference between Combinational & Sequential  Classification of Combinational Logic Circuits  Half Adder  Full Adder  Application
  • 3. SESSION OUTCOMES After attending this session, the student will be able to: •Students will be able to distinguish between combinational and sequential circuits. •Students will design and analyze half adders and full adders. •Students will understand the significance of combinational circuits in practical applications.
  • 4. Introduction A combinational logic circuit is a type of digital circuit in which the output is determined solely by the current combination of inputs, without any dependence on previous inputs or states. These circuits perform operations based on Boolean algebra and are used for various applications, such as arithmetic operations, data processing, and signal manipulation.
  • 7. Half Adder  Adding two single-bit binary values, X, Y produces a sum S bit and a carry out C-out bit.  This operation is called half addition and the circuit to realize it is called a half adder. Half Adder Truth Table Inputs Outputs X Y S C-out 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 S(X,Y) =  (1,2) S = X’Y + XY’ S = X  Y C-out(x, y) =  (3) C-out = XY Half Adder X Y S C-out
  • 9. Full Adder Full Adder Truth Table Inputs Outputs X Y C-in S C-out 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1 Full Adder S X Y C-in C-out Adding two single bit binary values X & Y with a Carry input bit produces a sum bit and carry output bit S(X,Y, C-in) =  (1,2,4,7) C-out(x, y, C-in) =  (3,5,6,7) S = X’Y’(C-in) + XY’(C-in)’ + XY’(C-in)’ + XY(C-in) S = X  Y  (C-in)
  • 10. Circuit Diagram using basic gates & X-or Circuit Diagram using two Half adder
  • 11. Application 1.Arithmetic Logic Units (ALUs) 2.Data Transmission Systems 3.Memory Address Decoding 4.Display Systems 5.Digital Signal Processing (DSP) 6.Automation Systems 7.Error Detection and Correction