SlideShare a Scribd company logo
1
Dr Yasir Awais Butt Digital Logic Design
BOOLEAN ALGEBRA AND LOGIC
GATES
Chapter 2
2
Dr Yasir Awais Butt Digital Logic Design
Introduction
 Cost of the digital circuits is an important factor addressed by designers—be
they computer engineers, electrical engineers, or computer scientists.
 Finding simpler and cheaper, but equivalent, realizations of a circuit can reap
huge payoffs in reducing the overall cost of the design.
 Mathematical methods that simplify circuits rely primarily on Boolean algebra.
 Boolean Algebra (formulated by E.V. Huntington, 1904)
 Boolean algebra enables you to optimize simple circuits and to understand the
purpose of algorithms used by software tools to optimize complex circuits
involving millions of logic gates.
3
Dr Yasir Awais Butt Digital Logic Design
2.1 BASIC DEFINITIONS
4
Dr Yasir Awais Butt Digital Logic Design
Basıc Defınıtıons
 A set is collection of elements having the same property.
 S: set, x and y: element or event
 For example: S = {1, 2, 3, 4}
 If x = 2, then xÎS.
 If y = 5, then y S.
 A binary operator defines on a set S of elements is a rule that assigns, to each
pair of elements from S, a unique element from S.
 For example: given a set S, consider a*b = c and * is a binary operator.
 If (a, b) through * get c and a, b, cÎS, then * is a binary operator of S.
 On the other hand, if * is not a binary operator of S and a, bÎS, then c  S.
5
Dr Yasir Awais Butt Digital Logic Design
2.1 Algebras
 What is an algebra?
 An algebra is an algebraic structure consisting of a set together with operations
of multiplication and addition and scalar multiplication by elements of a field
and satisfying the axioms implied by "vector space" and "bilinear"
 Mathematical system consisting of
 Set of elements (example: N = {1,2,3,4,…})
 Set of operators (+, -, ×, ÷)
 Axioms or postulates (associativity, distributivity, closure, identity elements, etc.)
 Why is it important?
 Defines rules of “calculations”
 Note: operators with two inputs are called binary
 Does not mean they are restricted to binary numbers!
 Operator(s) with one input are called unary
6
Dr Yasir Awais Butt Digital Logic Design
Basıc Defınıtıons
 The common postulates used to formulate algebraic structures are:
 Closure: a set S is closed with respect to a binary operator if, for every pair of
elements of S, the binary operator specifies a rule for obtaining a unique
element of S.
 For example, natural numbers is closed w.r.t. the binary operator + by the rule of
arithmetic addition, since, for any , there is a unique cÎN such that
 But operator – is not closed for , because and , but .
 Associative law: a binary operator * on a set S is said to be associative whenever
 for all
 Commutative law: a binary operator * on a set S is said to be commutative
when
 and
7
Dr Yasir Awais Butt Digital Logic Design
BASIC DEFINITIONS
 Identity element: a set S is said to have an identity element with respect to a
binary operation * on S if there exists an element eÎS with the property that
 e * x = x * e = x for every
 for every I = {…, -3, -2, -1, 0, 1, 2, 3, …}.
 for every I = {…, -3, -2, -1, 0, 1, 2, 3, …}.
 Inverse: a set having the identity element e with respect to the binary operator
to have an inverse whenever, for every xÎS, there exists an element yÎS such that
 The operator + over I, with e = 0, the inverse of an element a is (-a), since a+(-a) = 0.
 Distributive law: if (*) and (.) are two binary operators on a set S, is said to be
distributive over (.) whenever
8
Dr Yasir Awais Butt Digital Logic Design
George Boole
 Father of Boolean algebra
 He came up with a type of linguistic algebra, the three most
basic operations of which were (and still are) AND, OR and
NOT. It was these three functions that formed the basis of
his premise, and were the only operations necessary to
perform comparisons or basic mathematical functions.
 Boole’s system was based on a binary approach, processing
only two objects - the yes-no, true-false, on-off, zero-one
approach.
 Surprisingly, given his standing in the academic
community, Boole's idea was either criticized or completely
ignored by the majority of his peers.
 Eventually, one bright student, Claude Shunnon(1916-
2001), picked up the idea and ran with it
George Boole (1815 - 1864)
9
Dr Yasir Awais Butt Digital Logic Design
2.3 AXIOMATİC DEFİNİTİON OF
BOOLEAN ALGEBRA
10
Dr Yasir Awais Butt Digital Logic Design
Axiomatic Definition of Boolean Algebra
 Boolean Algebra is based on set B={0,1} and two binary operators + and •
 Huntington postulates
 1. Closure w.r.t. the operator + (•)
 x, y B x+y B; x, y B x•y B
∈ ⇒ ∈ ∈ ⇒ ∈
 2. Associative w.r.t. + (•)
 (x+y)+z = x + (y + z); (x•y)•z = x • (y•z)
 3. Commutative w.r.t. + (•)
 x+y = y+x; x•y = y•x
 4. An identity element w.r.t. + (•)
 0+x = x+0 = x; 1•x = x•1= x
 5. x B, x' B (complement of x)
∀ ∈ ∃ ∈
 x+x'=1; x•x'=0
 6. • is distributive over + : x•(y+z)=(x•y)+(x•z)
 + is distributive over •: x+ (y•z)=(x+ y)•(x+ z)
11
Dr Yasir Awais Butt Digital Logic Design
Boolean Algebra
 Terminology:
 Literal: A variable or its complement
 Product term: literals connected by (·)
 Sum term: literals connected by (+)
12
Dr Yasir Awais Butt Digital Logic Design
Postulates of Two-Valued Boolean Algebra
 B = {0, 1} and two binary operations, (+) and (.)
 The rules of operations: AND 、 OR and NOT.
1. Closure (+ and )
‧
2. The identity elements
(1) + = 0
(2) · = 1
x y x.y
0 0 0
0 1 0
1 0 0
1 1 1
AND
x y x+y
0 0 0
0 1 1
1 0 1
1 1 1
OR
x x’
0 1
1 0
NOT
13
Dr Yasir Awais Butt Digital Logic Design
Postulates of Two-Valued Boolean Algebra
3. The commutative laws x+y = y+x, x.y = y.x
4. The distributive laws
x y z y+z
x .
(y+z)
x .
y
x .
z
(x . y)+(x .
z)
0 0 0 0 0 0 0 0
0 0 1 1 0 0 0 0
0 1 0 1 0 0 0 0
0 1 1 1 0 0 0 0
1 0 0 0 0 0 0 0
1 0 1 1 1 0 1 1
1 1 0 1 1 1 0 1
1 1 1 1 1 1 1 1
14
Dr Yasir Awais Butt Digital Logic Design
Postulates of Two-Valued Boolean Algebra
5. Complement
 x+x'=1 → 0+0'=0+1=1; 1+1'=1+0=1
 x . x'=0 → 0 . 0'=0 . 1=0; 1 . 1'=1 . 0=0
6. Has two distinct elements 1 and 0, with 0 ≠ 1
 Note
 A set of two elements
 (+) : OR operation; (·) : AND operation
 A complement operator: NOT operation
 Binary logic is a two-valued Boolean algebra
15
Dr Yasir Awais Butt Digital Logic Design
2.4 BASIC THEOREMS AND
PROPERTIES OF BOOLEAN ALGEBRA
DUALITY
16
Dr Yasir Awais Butt Digital Logic Design
Basic Theorems And Properties Of Boolean Algebra Duality
 The principle of duality is an important concept.
 This says that if an expression is valid in Boolean algebra, the dual of that
expression is also valid.
 To form the dual of an expression, replace all (+) operators with (·) operators, all
(·) operators with (+) operators, all ones with zeros, and all zeros with ones.
 Following the replacement rules…
 a(b + c) = ab + ac
 Form the dual of the expression
 a + (bc) = (a + b)(a + c)
 Take care not to alter the location of the parentheses if they are present.
17
Dr Yasir Awais Butt Digital Logic Design
Basic Theorems
18
Dr Yasir Awais Butt Digital Logic Design
Boolean Theorems
 Huntington’s postulates define some rules
 Need more rules to modify algebraic expressions
 Theorems that are derived from postulates
 What is a theorem?
 A formula or statement that is derived from postulates (or other proven theorems)
 Basic theorems of Boolean algebra
 Theorem 1 (a): x + x = x (b): x · x = x
 Looks straightforward, but needs to be proven !
Post. 1: closure
Post. 2: (a) x+0=x, (b) x·1=x
Post. 3: (a) x+y=y+x, (b) x·y=y·x
Post. 4: (a) x(y+z) = xy+xz, (b) x+yz = (x+y)(x+z)
Post. 5: (a) x+x’=1, (b) x·x’=0
19
Dr Yasir Awais Butt Digital Logic Design
Proof of x+x=x
 We can only use Huntington postulates:
 Show that x+x=x.
 x+x = (x+x)·1 by 2(b)
 = (x+x)(x+x’) by 5(a)
 = x+xx’ by 4(b)
 = x+0 by 5(b)
 = x by 2(a)
 Q.E.D.
 We can now use Theorem 1(a) in future proofs
Post. 2: (a) x+0=x, (b) x·1=x
Post. 3: (a) x+y=y+x, (b) x·y=y·x
Post. 4: (a) x(y+z) = xy+xz, (b) x+yz = (x+y)(x+z)
Post. 5: (a) x+x’=1, (b) x·x’=0
20
Dr Yasir Awais Butt Digital Logic Design
Proof of x·x=x
 Similar to previous proof
 Show that x·x = x.
 x·x = xx+0 by 2(a)
 = xx+xx’ by 5(b)
 = x(x+x’) by 4(a)
 = x·1 by 5(a)
 = x by 2(b)
 Q.E.D.
Post. 2: (a) x+0=x, (b) x·1=x
Post. 3: (a) x+y=y+x, (b) x·y=y·x
Post. 4: (a) x(y+z) = xy+xz, (b) x+yz = (x+y)(x+z)
Post. 5: (a) x+x’=1, (b) x·x’=0
Th. 1: (a) x+x=x
21
Dr Yasir Awais Butt Digital Logic Design
Proof of x+1=1
 Theorem 2(a): x + 1 = 1
 x + 1 = 1 . (x + 1) by 2(b)
 =(x + x')(x + 1) 5(a)
 = x + x' 1 4(b)
 = x + x' 2(b)
 = 1 5(a)
 Theorem 2(b): x . 0 = 0 by duality
 Theorem 3: (x')' = x
 Postulate 5 defines the complement of x, x + x' = 1 and x x' = 0
 The complement of x' is x is also (x')'
Post. 2: (a) x+0=x, (b) x·1=x
Post. 3: (a) x+y=y+x, (b) x·y=y·x
Post. 4: (a) x(y+z) = xy+xz, (b) x+yz = (x+y)(x+z)
Post. 5: (a) x+x’=1, (b) x·x’=0
Th. 1: (a) x+x=x
22
Dr Yasir Awais Butt Digital Logic Design
Absorption Property (Covering)
x y xy x+xy
0 0 0 0
0 1 0 0
1 0 0 1
1 1 1 1
 Theorem 6(a): x + xy = x
 x + xy = x . 1 + xy by 2(b)
= x (1 + y) 4(a)
= x (y + 1) 3(a)
= x . 1 Th 2(a)
= x 2(b)
 Theorem 6(b): x (x + y) = x by duality
 By means of truth table (another way to proof )
Post. 2: (a) x+0=x, (b) x·1=x
Post. 3: (a) x+y=y+x, (b) x·y=y·x
Post. 4: (a) x(y+z) = xy+xz, (b) x+yz = (x+y)(x+z)
Post. 5: (a) x+x’=1, (b) x·x’=0
Th. 2: (a) x+1=1
23
Dr Yasir Awais Butt Digital Logic Design
DeMorgan’s Theorem
x y x’ y’ x+y (x+y)’ x’y’ xy x’+y' (xy)’
0 0 1 1 0 1 1 0 1 1
0 1 1 0 1 0 0 0 1 1
1 0 0 1 1 0 0 0 1 1
1 1 0 0 1 0 0 1 0 0
 Theorem 5(a): (x + y)’ = x’y’
 Theorem 5(b): (xy)’ = x’ + y’
 By means of truth table
24
Dr Yasir Awais Butt Digital Logic Design
Consensus Theorem
 xy + x’z + yz = xy + x’z
 (x+y)•(x’+z)•(y+z) = (x+y)•(x’+z) -- (dual)
 Proof:
 xy + x’z + yz
 = xy + x’z + 1.yz 2(a)
 = xy + x’z + (x+x’)yz 5(a)
 = xy + x’z + xyz + x’yz 3(b) &4(a)
 = (xy + xyz) + (x’z + x’zy) Th4(a)
 = x(y + yz) + x’ (z + zy) 4(a)
 = xy + x’z Th6(a)
 QED (2 true by duality).
25
Dr Yasir Awais Butt Digital Logic Design
Operator Precedence
 The operator precedence for evaluating Boolean Expression is
 Parentheses
 NOT
 AND
 OR
 Examples
 x y' + z
 (x y + z)'
26
Dr Yasir Awais Butt Digital Logic Design
2.5 Boolean Functions
 A Boolean function
 Binary variables
 Binary operators OR and AND
 Unary operator NOT
 Parentheses
 Examples
 F1= x y z'
 F2 = x + y'z
 F3 = x' y' z + x' y z + x y'
 F4 = x y' + x' z
27
Dr Yasir Awais Butt Digital Logic Design
Boolean Functions
 The truth table of 2n entries (n=number of variables)
 Two Boolean expressions may specify the same function
x y z F1 F2 F3 F4
0 0 0 0 0 0 0
0 0 1 0 1 1 1
0 1 0 0 0 0 0
0 1 1 0 0 1 1
1 0 0 0 1 1 1
1 0 1 0 1 1 1
1 1 0 1 1 0 0
1 1 1 0 1 0 0
28
Dr Yasir Awais Butt Digital Logic Design
Boolean Functions
 Implementation with logic gates
 F4 is more economical
F4 = x y' + x' z
F3 = x' y' z + x' y z + x y'
F2 = x + y'z
29
Dr Yasir Awais Butt Digital Logic Design
Algebraic Manipulation
 When a Boolean expression is implemented with logic gates, each term requires
a gate and each variable (Literal) within the term designates an input to the
gate. (F3 has 3 terms and 8 literal)
 To minimize Boolean expressions, minimize the number of literals and the
number of terms → a circuit with less equipment
 It is a hard problem (no specific rules to follow)
 Example 2.1
 x(x'+y) = xx' + xy = 0+xy = xy
 x+x'y = (x+x')(x+y) = 1 (x+y) = x+y
 (x+y)(x+y') = x+xy+xy'+yy' = x(1+y+y') = x
 xy + x'z + yz = xy + x'z + yz(x+x') = xy + x'z + yzx + yzx' = xy(1+z) + x'z(1+y) = xy
+x'z
 (x+y)(x'+z)(y+z) = (x+y)(x'+z), by duality from function 4. (consensus theorem
with duality)
30
Dr Yasir Awais Butt Digital Logic Design
Complement of a Function
 An interchange of 0's for 1's and 1's for 0's in the value of F
 By DeMorgan's theorem
 (A+B+C)' = (A+X)' let B+C = X
 = A'X' by theorem 5(a) (DeMorgan's)
 = A'(B+C)' substitute B+C = X
 = A'(B'C') by theorem 5(a) (DeMorgan's)
 = A'B'C' by theorem 4(b) (associative)
 Generalization: a function is obtained by interchanging AND and OR operators
and complementing each literal.
 (A+B+C+D+ ... +F)' = A'B'C'D'... F'
 (ABCD ... F)' = A'+ B'+C'+D' ... +F'
31
Dr Yasir Awais Butt Digital Logic Design
Examples
 Example 2.2
 F1' = (x'yz' + x'y'z)' = (x'yz')' (x'y'z)' = (x+y'+z) (x+y+z')
 F2' = [x(y'z'+yz)]' = x' + (y'z'+yz)' = x' + (y'z')' (yz)‘
 = x' + (y+z) (y'+z')
 = x' + yz‘+y'z
 Example 2.3: a simpler procedure
 Take the dual of the function and complement each literal
 F1 = x'yz' + x'y'z.
 The dual of F1 is (x'+y+z') (x'+y'+z).
 Complement each literal: (x+y'+z)(x+y+z') = F1'
 F2 = x(y' z' + yz).
 The dual of F2 is x+(y'+z') (y+z).
 Complement each literal: x'+(y+z)(y' +z') = F2'
32
Dr Yasir Awais Butt Digital Logic Design
2.6 Canonical and Standard Forms
 Minterms and Maxterms
 A minterm (standard product): an AND term consists of all literals in their
normal form or in their complement form.
 For example, two binary variables x and y,
 xy, xy', x'y, x'y'
 It is also called a standard product.
 n variables can be combined to form 2n minterms.
 A maxterm (standard sums): an OR term
 It is also call a standard sum.
 2n maxterms.
33
Dr Yasir Awais Butt Digital Logic Design
Minterms and Maxterms
 Each maxterm is the complement of its corresponding minterm, and vice versa.
34
Dr Yasir Awais Butt Digital Logic Design
Minterms and Maxterms
 An Boolean function can be expressed by
 A truth table
 Sum of minterms for each combination of variables that produces a (1) in the
function.
 f1 = x'y'z + xy'z' + xyz = m1 + m4 +m7 (Minterms)
 f2 = x'yz+ xy'z + xyz'+xyz = m3 + m5 +m6 + m7 (Minterms)
35
Dr Yasir Awais Butt Digital Logic Design
Minterms and Maxterms
 The complement of a Boolean function
 The minterms that produce a 0
 f1' = m0 + m2 +m3 + m5 + m6 = x'y'z'+x'yz'+x'yz+xy'z+xyz'
 f1 = (f1')'
 = (x+y+z)(x+y'+z) (x+y'+z') (x'+y+z')(x'+y'+z) = M0 M2 M3 M5 M6
 f2 = (x+y+z)(x+y+z')(x+y'+z)(x'+y+z)=M0M1M2M4
 Any Boolean function can be expressed asterms).
 A product of maxterms (“product” meaning the ANDing of terms).
 A sum of minterms (“sum” meaning the ORing of Both boolean functions are said
to be in Canonical form.
36
Dr Yasir Awais Butt Digital Logic Design
Sum of Minterms
 Sum of minterms: there are 2n minterms and 22n combinations of functions
with n Boolean variables.
 Example 2.4: express F = A+B’C as a sum of minterms.
 F = A+B'C = A (B+B') + B'C = AB +AB' + B'C = AB(C+C') + AB'(C+C') + (A+A')B'C
= ABC+ABC'+AB'C+AB'C'+A'B'C
 F = A'B'C +AB'C' +AB'C+ABC'+ ABC = m1 + m4 +m5 + m6 + m7
 F(A, B, C) = S(1, 4, 5, 6, 7)
 or, built the truth table first
37
Dr Yasir Awais Butt Digital Logic Design
Product of Maxterms
 Product of maxterms: using distributive law to expand.
 x + yz = (x + y)(x + z) = (x+y+zz')(x+z+yy') = (x+y+z)(x+y+z')(x+y'+z)
 Example 2.5: express F = xy + x'z as a product of maxterms.
 F = xy + x'z = (xy + x')(xy +z) = (x+x')(y+x')(x+z)(y+z) = (x'+y)(x+z)(y+z)
 x'+y = x' + y + zz' = (x'+y+z)(x'+y+z')
 F = (x+y+z)(x+y'+z)(x'+y+z)(x'+y+z') = M0M2M4M5
 F(x, y, z) = P(0, 2, 4, 5)
38
Dr Yasir Awais Butt Digital Logic Design
Conversion between Canonical Forms
 The complement of a function expressed as the sum of minterms equals the sum
of minterms missing from the original function.
 F(A, B, C) = S(1, 4, 5, 6, 7)
 Thus, F‘ (A, B, C) = S(0, 2, 3)
 By DeMorgan's theorem
 F(A, B, C) = P(0, 2, 3)
 F'(A, B, C) =P (1, 4, 5, 6, 7)
 mj' = Mj
 To convert from one canonical form to another: interchange the symbols S and
P and list those numbers missing from the original form
 S of 1's
 P of 0's
39
Dr Yasir Awais Butt Digital Logic Design
 Example
 F = xy + xz
 F(x, y, z) = S(1, 3, 6, 7)
 F(x, y, z) = P (0, 2, 4, 6)
40
Dr Yasir Awais Butt Digital Logic Design
Standard Forms
 In canonical forms each minterm or maxterm must contain all the variables
either complemented or uncomplemented, thus these forms are very seldom the
ones with the least number of literals.
 Standard forms: the terms that form the function may obtain one, two, or any
number of literals, .There are two types of standard forms:
 Sum of products: F1 = y' + xy+ x'yz'
 Product of sums: F2 = x(y'+z)(x'+y+z')
 A Boolean function may be expressed in a nonstandard form
 F3 = AB + C(D + E)
 But it can be changed to a standard form by. using. The distributive law
 F3 = AB + C(D + E) = AB + CD + CE
41
Dr Yasir Awais Butt Digital Logic Design
Implementation
 Two-level implementation
 Multi-level implementation
F1 = y' + xy+ x'yz' F2 = x(y'+z)(x'+y+z')
42
Dr Yasir Awais Butt Digital Logic Design
2.7 Other Logic Operations
 2n rows in the truth table of n binary variables.
 22n functions for n binary variables.
 16 functions of two binary variables.
 All the new symbols except for the exclusive-OR symbol are not in common use
by digital designers.
43
Dr Yasir Awais Butt Digital Logic Design
Boolean Expressions
44
Dr Yasir Awais Butt Digital Logic Design
2.8 Digital Logic Gates
 Boolean expression: AND, OR and NOT operations
 Constructing gates of other logic operations
 The feasibility and economy;
 The possibility of extending gate's inputs;
 The basic properties of the binary operations (commutative and associative);
 The ability of the gate to implement Boolean functions.
45
Dr Yasir Awais Butt Digital Logic Design
Standard Gates
 Consider the 16 functions in Table 2.8
 Two functions produce a constant : (F0 and F15).
 Four functions with unary operations: complement and transfer: (F3, F5, F10 and
F12).
 The other ten functions with binary operators
 Eight function are used as standard gates : complement (F12), transfer (F3),
AND (F1), OR (F7), NAND (F14), NOR (F8), XOR (F6), and equivalence (XNOR)
(F9).
 Complement: inverter.
 Transfer: buffer (increasing drive strength).
 Equivalence: XNOR.
46
Dr Yasir Awais Butt Digital Logic Design
Summary of Logic Gates
47
Dr Yasir Awais Butt Digital Logic Design
Summary of Logic Gates
48
Dr Yasir Awais Butt Digital Logic Design
Multiple Inputs
 Extension to multiple inputs
 A gate can be extended to multiple inputs.
 If its binary operation is commutative and associative.
 AND and OR are commutative and associative.
 OR
– x+y = y+x
– (x+y)+z = x+(y+z) = x+y+z
 AND
– xy = yx
– (x y)z = x(y z) = x y z
49
Dr Yasir Awais Butt Digital Logic Design
Multiple Inputs
 Multiple NOR = a complement of OR gate, Multiple NAND = a complement of
AND.
 The cascaded NAND operations = sum of products.
 The cascaded NOR operations = product of sums.
Multiple-input and cascated NOR and NAND gates
50
Dr Yasir Awais Butt Digital Logic Design
Multiple Inputs
 The XOR and XNOR gates are commutative and associative.
 Multiple-input XOR gates are uncommon?
 XOR is an odd function: it is equal to 1 if the inputs variables have an odd
number of 1's.
Figure 2.8 3-input XOR gate
51
Dr Yasir Awais Butt Digital Logic Design
Positive and Negative Logic
 Positive and Negative Logic
 Two signal values <=> two logic values
 Positive logic: H=1; L=0
 Negative logic: H=0; L=1
 Consider a TTL gates
 A positive logic AND gate
 A negative logic OR gate
Signal assignment and logic polarity
52
Dr Yasir Awais Butt Digital Logic Design
Positive and Negative Logic
Demonstration of positive and negative logic
53
Dr Yasir Awais Butt Digital Logic Design
2.9 Integrated Circuits
 Level of Integration
 An IC (a chip)
 Examples:
 Small-scale Integration (SSI): < 10 gates
 Medium-scale Integration (MSI): 10 ~ 100 gates
 Large-scale Integration (LSI): 100 ~ xk gates
 Very Large-scale Integration (VLSI): > xk gates
 VLSI
 Small size (compact size)
 Low cost
 Low power consumption
 High reliability
 High speed
54
Dr Yasir Awais Butt Digital Logic Design
Digital Logic Families
 Digital logic families: circuit technology
 TTL: transistor-transistor logic (dying?)
 ECL: emitter-coupled logic (high speed, high power consumption)
 MOS: metal-oxide semiconductor (NMOS, high density)
 CMOS: complementary MOS (low power)
 BiCMOS: high speed, high density
55
Dr Yasir Awais Butt Digital Logic Design
Digital Logic Families
 The characteristics of digital logic families
 Fan-out: the number of standard loads that the output of a typical gate can drive.
 Power dissipation.
 Propagation delay: the average transition delay time for the signal to propagate
from input to output.
 Noise margin: the minimum of external noise voltage that caused an undesirable
change in the circuit output.
56
Dr Yasir Awais Butt Digital Logic Design
CAD
 CAD – Computer-Aided Design
 Software programs that support computer-based representation of circuits of
millions of gates.
 Automate the design process
 Two design entry:
 Schematic capture
 HDL – Hardware Description Language
– Verilog, VHDL
 Simulation
 Physical realization
57
Dr Yasir Awais Butt Digital Logic Design
ُ‫ه‬‫الل‬ ‫جزاك‬
https://drive.google.com/drive/folders/15yKbWIADv2-9j7CPvBNVoeU53ncASLYH?usp
=sharing
58
Dr Yasir Awais Butt Digital Logic Design
Home Work (4)
Digital Design (4th
)- Morris Mano-Page 66-
Problems:
2.3 d,f
2.4 d,e
2.6 Only for (2.3 d,f)
2.7 Only for (2.4 d,f)
2.9
2.20
2.22
59
Dr Yasir Awais Butt Digital Logic Design
Home Work (5)
Digital Design (4th
)- Morris Mano-Page 66-
Problems:
2.13
2.14
2.15
2.27
2.28

More Related Content

DOCX
M3 PPT 22ESC143.docx
DOCX
M3 PPT 22ESC143.docx
PPTX
Chapter No 2.pptx it is a digital logic design
PPTX
Chapter 2.pptx
PPT
Chapter_2_Booleanههههههههههههههههه_Algebra_and_Logic_Gates.ppt
PPT
Chapter_2_Boolean_Algebra_and_Logic_Gates.ppt
PDF
Chapter 4 logic design
PPTX
EEE241DLDlect02 Digital logic and design Boolean function
M3 PPT 22ESC143.docx
M3 PPT 22ESC143.docx
Chapter No 2.pptx it is a digital logic design
Chapter 2.pptx
Chapter_2_Booleanههههههههههههههههه_Algebra_and_Logic_Gates.ppt
Chapter_2_Boolean_Algebra_and_Logic_Gates.ppt
Chapter 4 logic design
EEE241DLDlect02 Digital logic and design Boolean function

Similar to Digital Logic Design presentation Boolean Algebra and Logic Gates.pptx (20)

PPT
Boolean Algebra and Logic gates ( Chapter 2)
PDF
DM2020 boolean algebra
PDF
Digital Electronics
PDF
Chapter-2- BOOLEAN ALGEBRA AND LOGIC GATES.pdf
PPT
Unit-1 Part-2-v1.ppt
PPT
03 boolean algebra
PPT
boolean_algebra.ppt of all of us and the family will not even have to worry
PDF
Boolean algebra
PPT
Boolean algebra And Logic Gates
PDF
Boolean_Laws_Basic_Gates.pdf BY GOD himself certified by jesus christ
PDF
Boolean Algebra for Computer Science Student.pdf
PDF
Boolean algebra and Logic gates
PDF
boolean algebra for logic circuits and switching
PPTX
Boolean Algebra logic and De Morgan theorem
PPTX
Chapter2 (1).pptx
PDF
Boolean Algebra SOP POS_Computer Architecture.pdf
PPT
boolean algebra
PDF
Boolean algebra and logic gates
PDF
Bitwise
PDF
ESTUDO DE ALGEBRA BOOLEANA PARA ESTUDOS.
Boolean Algebra and Logic gates ( Chapter 2)
DM2020 boolean algebra
Digital Electronics
Chapter-2- BOOLEAN ALGEBRA AND LOGIC GATES.pdf
Unit-1 Part-2-v1.ppt
03 boolean algebra
boolean_algebra.ppt of all of us and the family will not even have to worry
Boolean algebra
Boolean algebra And Logic Gates
Boolean_Laws_Basic_Gates.pdf BY GOD himself certified by jesus christ
Boolean Algebra for Computer Science Student.pdf
Boolean algebra and Logic gates
boolean algebra for logic circuits and switching
Boolean Algebra logic and De Morgan theorem
Chapter2 (1).pptx
Boolean Algebra SOP POS_Computer Architecture.pdf
boolean algebra
Boolean algebra and logic gates
Bitwise
ESTUDO DE ALGEBRA BOOLEANA PARA ESTUDOS.
Ad

Recently uploaded (20)

PDF
EXPLORING LEARNING ENGAGEMENT FACTORS INFLUENCING BEHAVIORAL, COGNITIVE, AND ...
PDF
Design Guidelines and solutions for Plastics parts
PDF
Accra-Kumasi Expressway - Prefeasibility Report Volume 1 of 7.11.2018.pdf
PPT
INTRODUCTION -Data Warehousing and Mining-M.Tech- VTU.ppt
PPTX
Graph Data Structures with Types, Traversals, Connectivity, and Real-Life App...
PDF
SMART SIGNAL TIMING FOR URBAN INTERSECTIONS USING REAL-TIME VEHICLE DETECTI...
PDF
Categorization of Factors Affecting Classification Algorithms Selection
PDF
A SYSTEMATIC REVIEW OF APPLICATIONS IN FRAUD DETECTION
PPTX
Fundamentals of safety and accident prevention -final (1).pptx
PPTX
Sorting and Hashing in Data Structures with Algorithms, Techniques, Implement...
PPTX
Current and future trends in Computer Vision.pptx
PDF
August 2025 - Top 10 Read Articles in Network Security & Its Applications
PPT
Occupational Health and Safety Management System
PDF
III.4.1.2_The_Space_Environment.p pdffdf
PPT
Total quality management ppt for engineering students
PDF
Automation-in-Manufacturing-Chapter-Introduction.pdf
PPTX
communication and presentation skills 01
PDF
null (2) bgfbg bfgb bfgb fbfg bfbgf b.pdf
PDF
BIO-INSPIRED HORMONAL MODULATION AND ADAPTIVE ORCHESTRATION IN S-AI-GPT
PPTX
introduction to high performance computing
EXPLORING LEARNING ENGAGEMENT FACTORS INFLUENCING BEHAVIORAL, COGNITIVE, AND ...
Design Guidelines and solutions for Plastics parts
Accra-Kumasi Expressway - Prefeasibility Report Volume 1 of 7.11.2018.pdf
INTRODUCTION -Data Warehousing and Mining-M.Tech- VTU.ppt
Graph Data Structures with Types, Traversals, Connectivity, and Real-Life App...
SMART SIGNAL TIMING FOR URBAN INTERSECTIONS USING REAL-TIME VEHICLE DETECTI...
Categorization of Factors Affecting Classification Algorithms Selection
A SYSTEMATIC REVIEW OF APPLICATIONS IN FRAUD DETECTION
Fundamentals of safety and accident prevention -final (1).pptx
Sorting and Hashing in Data Structures with Algorithms, Techniques, Implement...
Current and future trends in Computer Vision.pptx
August 2025 - Top 10 Read Articles in Network Security & Its Applications
Occupational Health and Safety Management System
III.4.1.2_The_Space_Environment.p pdffdf
Total quality management ppt for engineering students
Automation-in-Manufacturing-Chapter-Introduction.pdf
communication and presentation skills 01
null (2) bgfbg bfgb bfgb fbfg bfbgf b.pdf
BIO-INSPIRED HORMONAL MODULATION AND ADAPTIVE ORCHESTRATION IN S-AI-GPT
introduction to high performance computing
Ad

Digital Logic Design presentation Boolean Algebra and Logic Gates.pptx

  • 1. 1 Dr Yasir Awais Butt Digital Logic Design BOOLEAN ALGEBRA AND LOGIC GATES Chapter 2
  • 2. 2 Dr Yasir Awais Butt Digital Logic Design Introduction  Cost of the digital circuits is an important factor addressed by designers—be they computer engineers, electrical engineers, or computer scientists.  Finding simpler and cheaper, but equivalent, realizations of a circuit can reap huge payoffs in reducing the overall cost of the design.  Mathematical methods that simplify circuits rely primarily on Boolean algebra.  Boolean Algebra (formulated by E.V. Huntington, 1904)  Boolean algebra enables you to optimize simple circuits and to understand the purpose of algorithms used by software tools to optimize complex circuits involving millions of logic gates.
  • 3. 3 Dr Yasir Awais Butt Digital Logic Design 2.1 BASIC DEFINITIONS
  • 4. 4 Dr Yasir Awais Butt Digital Logic Design Basıc Defınıtıons  A set is collection of elements having the same property.  S: set, x and y: element or event  For example: S = {1, 2, 3, 4}  If x = 2, then xÎS.  If y = 5, then y S.  A binary operator defines on a set S of elements is a rule that assigns, to each pair of elements from S, a unique element from S.  For example: given a set S, consider a*b = c and * is a binary operator.  If (a, b) through * get c and a, b, cÎS, then * is a binary operator of S.  On the other hand, if * is not a binary operator of S and a, bÎS, then c  S.
  • 5. 5 Dr Yasir Awais Butt Digital Logic Design 2.1 Algebras  What is an algebra?  An algebra is an algebraic structure consisting of a set together with operations of multiplication and addition and scalar multiplication by elements of a field and satisfying the axioms implied by "vector space" and "bilinear"  Mathematical system consisting of  Set of elements (example: N = {1,2,3,4,…})  Set of operators (+, -, ×, ÷)  Axioms or postulates (associativity, distributivity, closure, identity elements, etc.)  Why is it important?  Defines rules of “calculations”  Note: operators with two inputs are called binary  Does not mean they are restricted to binary numbers!  Operator(s) with one input are called unary
  • 6. 6 Dr Yasir Awais Butt Digital Logic Design Basıc Defınıtıons  The common postulates used to formulate algebraic structures are:  Closure: a set S is closed with respect to a binary operator if, for every pair of elements of S, the binary operator specifies a rule for obtaining a unique element of S.  For example, natural numbers is closed w.r.t. the binary operator + by the rule of arithmetic addition, since, for any , there is a unique cÎN such that  But operator – is not closed for , because and , but .  Associative law: a binary operator * on a set S is said to be associative whenever  for all  Commutative law: a binary operator * on a set S is said to be commutative when  and
  • 7. 7 Dr Yasir Awais Butt Digital Logic Design BASIC DEFINITIONS  Identity element: a set S is said to have an identity element with respect to a binary operation * on S if there exists an element eÎS with the property that  e * x = x * e = x for every  for every I = {…, -3, -2, -1, 0, 1, 2, 3, …}.  for every I = {…, -3, -2, -1, 0, 1, 2, 3, …}.  Inverse: a set having the identity element e with respect to the binary operator to have an inverse whenever, for every xÎS, there exists an element yÎS such that  The operator + over I, with e = 0, the inverse of an element a is (-a), since a+(-a) = 0.  Distributive law: if (*) and (.) are two binary operators on a set S, is said to be distributive over (.) whenever
  • 8. 8 Dr Yasir Awais Butt Digital Logic Design George Boole  Father of Boolean algebra  He came up with a type of linguistic algebra, the three most basic operations of which were (and still are) AND, OR and NOT. It was these three functions that formed the basis of his premise, and were the only operations necessary to perform comparisons or basic mathematical functions.  Boole’s system was based on a binary approach, processing only two objects - the yes-no, true-false, on-off, zero-one approach.  Surprisingly, given his standing in the academic community, Boole's idea was either criticized or completely ignored by the majority of his peers.  Eventually, one bright student, Claude Shunnon(1916- 2001), picked up the idea and ran with it George Boole (1815 - 1864)
  • 9. 9 Dr Yasir Awais Butt Digital Logic Design 2.3 AXIOMATİC DEFİNİTİON OF BOOLEAN ALGEBRA
  • 10. 10 Dr Yasir Awais Butt Digital Logic Design Axiomatic Definition of Boolean Algebra  Boolean Algebra is based on set B={0,1} and two binary operators + and •  Huntington postulates  1. Closure w.r.t. the operator + (•)  x, y B x+y B; x, y B x•y B ∈ ⇒ ∈ ∈ ⇒ ∈  2. Associative w.r.t. + (•)  (x+y)+z = x + (y + z); (x•y)•z = x • (y•z)  3. Commutative w.r.t. + (•)  x+y = y+x; x•y = y•x  4. An identity element w.r.t. + (•)  0+x = x+0 = x; 1•x = x•1= x  5. x B, x' B (complement of x) ∀ ∈ ∃ ∈  x+x'=1; x•x'=0  6. • is distributive over + : x•(y+z)=(x•y)+(x•z)  + is distributive over •: x+ (y•z)=(x+ y)•(x+ z)
  • 11. 11 Dr Yasir Awais Butt Digital Logic Design Boolean Algebra  Terminology:  Literal: A variable or its complement  Product term: literals connected by (·)  Sum term: literals connected by (+)
  • 12. 12 Dr Yasir Awais Butt Digital Logic Design Postulates of Two-Valued Boolean Algebra  B = {0, 1} and two binary operations, (+) and (.)  The rules of operations: AND 、 OR and NOT. 1. Closure (+ and ) ‧ 2. The identity elements (1) + = 0 (2) · = 1 x y x.y 0 0 0 0 1 0 1 0 0 1 1 1 AND x y x+y 0 0 0 0 1 1 1 0 1 1 1 1 OR x x’ 0 1 1 0 NOT
  • 13. 13 Dr Yasir Awais Butt Digital Logic Design Postulates of Two-Valued Boolean Algebra 3. The commutative laws x+y = y+x, x.y = y.x 4. The distributive laws x y z y+z x . (y+z) x . y x . z (x . y)+(x . z) 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 1 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1
  • 14. 14 Dr Yasir Awais Butt Digital Logic Design Postulates of Two-Valued Boolean Algebra 5. Complement  x+x'=1 → 0+0'=0+1=1; 1+1'=1+0=1  x . x'=0 → 0 . 0'=0 . 1=0; 1 . 1'=1 . 0=0 6. Has two distinct elements 1 and 0, with 0 ≠ 1  Note  A set of two elements  (+) : OR operation; (·) : AND operation  A complement operator: NOT operation  Binary logic is a two-valued Boolean algebra
  • 15. 15 Dr Yasir Awais Butt Digital Logic Design 2.4 BASIC THEOREMS AND PROPERTIES OF BOOLEAN ALGEBRA DUALITY
  • 16. 16 Dr Yasir Awais Butt Digital Logic Design Basic Theorems And Properties Of Boolean Algebra Duality  The principle of duality is an important concept.  This says that if an expression is valid in Boolean algebra, the dual of that expression is also valid.  To form the dual of an expression, replace all (+) operators with (·) operators, all (·) operators with (+) operators, all ones with zeros, and all zeros with ones.  Following the replacement rules…  a(b + c) = ab + ac  Form the dual of the expression  a + (bc) = (a + b)(a + c)  Take care not to alter the location of the parentheses if they are present.
  • 17. 17 Dr Yasir Awais Butt Digital Logic Design Basic Theorems
  • 18. 18 Dr Yasir Awais Butt Digital Logic Design Boolean Theorems  Huntington’s postulates define some rules  Need more rules to modify algebraic expressions  Theorems that are derived from postulates  What is a theorem?  A formula or statement that is derived from postulates (or other proven theorems)  Basic theorems of Boolean algebra  Theorem 1 (a): x + x = x (b): x · x = x  Looks straightforward, but needs to be proven ! Post. 1: closure Post. 2: (a) x+0=x, (b) x·1=x Post. 3: (a) x+y=y+x, (b) x·y=y·x Post. 4: (a) x(y+z) = xy+xz, (b) x+yz = (x+y)(x+z) Post. 5: (a) x+x’=1, (b) x·x’=0
  • 19. 19 Dr Yasir Awais Butt Digital Logic Design Proof of x+x=x  We can only use Huntington postulates:  Show that x+x=x.  x+x = (x+x)·1 by 2(b)  = (x+x)(x+x’) by 5(a)  = x+xx’ by 4(b)  = x+0 by 5(b)  = x by 2(a)  Q.E.D.  We can now use Theorem 1(a) in future proofs Post. 2: (a) x+0=x, (b) x·1=x Post. 3: (a) x+y=y+x, (b) x·y=y·x Post. 4: (a) x(y+z) = xy+xz, (b) x+yz = (x+y)(x+z) Post. 5: (a) x+x’=1, (b) x·x’=0
  • 20. 20 Dr Yasir Awais Butt Digital Logic Design Proof of x·x=x  Similar to previous proof  Show that x·x = x.  x·x = xx+0 by 2(a)  = xx+xx’ by 5(b)  = x(x+x’) by 4(a)  = x·1 by 5(a)  = x by 2(b)  Q.E.D. Post. 2: (a) x+0=x, (b) x·1=x Post. 3: (a) x+y=y+x, (b) x·y=y·x Post. 4: (a) x(y+z) = xy+xz, (b) x+yz = (x+y)(x+z) Post. 5: (a) x+x’=1, (b) x·x’=0 Th. 1: (a) x+x=x
  • 21. 21 Dr Yasir Awais Butt Digital Logic Design Proof of x+1=1  Theorem 2(a): x + 1 = 1  x + 1 = 1 . (x + 1) by 2(b)  =(x + x')(x + 1) 5(a)  = x + x' 1 4(b)  = x + x' 2(b)  = 1 5(a)  Theorem 2(b): x . 0 = 0 by duality  Theorem 3: (x')' = x  Postulate 5 defines the complement of x, x + x' = 1 and x x' = 0  The complement of x' is x is also (x')' Post. 2: (a) x+0=x, (b) x·1=x Post. 3: (a) x+y=y+x, (b) x·y=y·x Post. 4: (a) x(y+z) = xy+xz, (b) x+yz = (x+y)(x+z) Post. 5: (a) x+x’=1, (b) x·x’=0 Th. 1: (a) x+x=x
  • 22. 22 Dr Yasir Awais Butt Digital Logic Design Absorption Property (Covering) x y xy x+xy 0 0 0 0 0 1 0 0 1 0 0 1 1 1 1 1  Theorem 6(a): x + xy = x  x + xy = x . 1 + xy by 2(b) = x (1 + y) 4(a) = x (y + 1) 3(a) = x . 1 Th 2(a) = x 2(b)  Theorem 6(b): x (x + y) = x by duality  By means of truth table (another way to proof ) Post. 2: (a) x+0=x, (b) x·1=x Post. 3: (a) x+y=y+x, (b) x·y=y·x Post. 4: (a) x(y+z) = xy+xz, (b) x+yz = (x+y)(x+z) Post. 5: (a) x+x’=1, (b) x·x’=0 Th. 2: (a) x+1=1
  • 23. 23 Dr Yasir Awais Butt Digital Logic Design DeMorgan’s Theorem x y x’ y’ x+y (x+y)’ x’y’ xy x’+y' (xy)’ 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 0 1 1 1 0 0 1 1 0 0 0 1 1 1 1 0 0 1 0 0 1 0 0  Theorem 5(a): (x + y)’ = x’y’  Theorem 5(b): (xy)’ = x’ + y’  By means of truth table
  • 24. 24 Dr Yasir Awais Butt Digital Logic Design Consensus Theorem  xy + x’z + yz = xy + x’z  (x+y)•(x’+z)•(y+z) = (x+y)•(x’+z) -- (dual)  Proof:  xy + x’z + yz  = xy + x’z + 1.yz 2(a)  = xy + x’z + (x+x’)yz 5(a)  = xy + x’z + xyz + x’yz 3(b) &4(a)  = (xy + xyz) + (x’z + x’zy) Th4(a)  = x(y + yz) + x’ (z + zy) 4(a)  = xy + x’z Th6(a)  QED (2 true by duality).
  • 25. 25 Dr Yasir Awais Butt Digital Logic Design Operator Precedence  The operator precedence for evaluating Boolean Expression is  Parentheses  NOT  AND  OR  Examples  x y' + z  (x y + z)'
  • 26. 26 Dr Yasir Awais Butt Digital Logic Design 2.5 Boolean Functions  A Boolean function  Binary variables  Binary operators OR and AND  Unary operator NOT  Parentheses  Examples  F1= x y z'  F2 = x + y'z  F3 = x' y' z + x' y z + x y'  F4 = x y' + x' z
  • 27. 27 Dr Yasir Awais Butt Digital Logic Design Boolean Functions  The truth table of 2n entries (n=number of variables)  Two Boolean expressions may specify the same function x y z F1 F2 F3 F4 0 0 0 0 0 0 0 0 0 1 0 1 1 1 0 1 0 0 0 0 0 0 1 1 0 0 1 1 1 0 0 0 1 1 1 1 0 1 0 1 1 1 1 1 0 1 1 0 0 1 1 1 0 1 0 0
  • 28. 28 Dr Yasir Awais Butt Digital Logic Design Boolean Functions  Implementation with logic gates  F4 is more economical F4 = x y' + x' z F3 = x' y' z + x' y z + x y' F2 = x + y'z
  • 29. 29 Dr Yasir Awais Butt Digital Logic Design Algebraic Manipulation  When a Boolean expression is implemented with logic gates, each term requires a gate and each variable (Literal) within the term designates an input to the gate. (F3 has 3 terms and 8 literal)  To minimize Boolean expressions, minimize the number of literals and the number of terms → a circuit with less equipment  It is a hard problem (no specific rules to follow)  Example 2.1  x(x'+y) = xx' + xy = 0+xy = xy  x+x'y = (x+x')(x+y) = 1 (x+y) = x+y  (x+y)(x+y') = x+xy+xy'+yy' = x(1+y+y') = x  xy + x'z + yz = xy + x'z + yz(x+x') = xy + x'z + yzx + yzx' = xy(1+z) + x'z(1+y) = xy +x'z  (x+y)(x'+z)(y+z) = (x+y)(x'+z), by duality from function 4. (consensus theorem with duality)
  • 30. 30 Dr Yasir Awais Butt Digital Logic Design Complement of a Function  An interchange of 0's for 1's and 1's for 0's in the value of F  By DeMorgan's theorem  (A+B+C)' = (A+X)' let B+C = X  = A'X' by theorem 5(a) (DeMorgan's)  = A'(B+C)' substitute B+C = X  = A'(B'C') by theorem 5(a) (DeMorgan's)  = A'B'C' by theorem 4(b) (associative)  Generalization: a function is obtained by interchanging AND and OR operators and complementing each literal.  (A+B+C+D+ ... +F)' = A'B'C'D'... F'  (ABCD ... F)' = A'+ B'+C'+D' ... +F'
  • 31. 31 Dr Yasir Awais Butt Digital Logic Design Examples  Example 2.2  F1' = (x'yz' + x'y'z)' = (x'yz')' (x'y'z)' = (x+y'+z) (x+y+z')  F2' = [x(y'z'+yz)]' = x' + (y'z'+yz)' = x' + (y'z')' (yz)‘  = x' + (y+z) (y'+z')  = x' + yz‘+y'z  Example 2.3: a simpler procedure  Take the dual of the function and complement each literal  F1 = x'yz' + x'y'z.  The dual of F1 is (x'+y+z') (x'+y'+z).  Complement each literal: (x+y'+z)(x+y+z') = F1'  F2 = x(y' z' + yz).  The dual of F2 is x+(y'+z') (y+z).  Complement each literal: x'+(y+z)(y' +z') = F2'
  • 32. 32 Dr Yasir Awais Butt Digital Logic Design 2.6 Canonical and Standard Forms  Minterms and Maxterms  A minterm (standard product): an AND term consists of all literals in their normal form or in their complement form.  For example, two binary variables x and y,  xy, xy', x'y, x'y'  It is also called a standard product.  n variables can be combined to form 2n minterms.  A maxterm (standard sums): an OR term  It is also call a standard sum.  2n maxterms.
  • 33. 33 Dr Yasir Awais Butt Digital Logic Design Minterms and Maxterms  Each maxterm is the complement of its corresponding minterm, and vice versa.
  • 34. 34 Dr Yasir Awais Butt Digital Logic Design Minterms and Maxterms  An Boolean function can be expressed by  A truth table  Sum of minterms for each combination of variables that produces a (1) in the function.  f1 = x'y'z + xy'z' + xyz = m1 + m4 +m7 (Minterms)  f2 = x'yz+ xy'z + xyz'+xyz = m3 + m5 +m6 + m7 (Minterms)
  • 35. 35 Dr Yasir Awais Butt Digital Logic Design Minterms and Maxterms  The complement of a Boolean function  The minterms that produce a 0  f1' = m0 + m2 +m3 + m5 + m6 = x'y'z'+x'yz'+x'yz+xy'z+xyz'  f1 = (f1')'  = (x+y+z)(x+y'+z) (x+y'+z') (x'+y+z')(x'+y'+z) = M0 M2 M3 M5 M6  f2 = (x+y+z)(x+y+z')(x+y'+z)(x'+y+z)=M0M1M2M4  Any Boolean function can be expressed asterms).  A product of maxterms (“product” meaning the ANDing of terms).  A sum of minterms (“sum” meaning the ORing of Both boolean functions are said to be in Canonical form.
  • 36. 36 Dr Yasir Awais Butt Digital Logic Design Sum of Minterms  Sum of minterms: there are 2n minterms and 22n combinations of functions with n Boolean variables.  Example 2.4: express F = A+B’C as a sum of minterms.  F = A+B'C = A (B+B') + B'C = AB +AB' + B'C = AB(C+C') + AB'(C+C') + (A+A')B'C = ABC+ABC'+AB'C+AB'C'+A'B'C  F = A'B'C +AB'C' +AB'C+ABC'+ ABC = m1 + m4 +m5 + m6 + m7  F(A, B, C) = S(1, 4, 5, 6, 7)  or, built the truth table first
  • 37. 37 Dr Yasir Awais Butt Digital Logic Design Product of Maxterms  Product of maxterms: using distributive law to expand.  x + yz = (x + y)(x + z) = (x+y+zz')(x+z+yy') = (x+y+z)(x+y+z')(x+y'+z)  Example 2.5: express F = xy + x'z as a product of maxterms.  F = xy + x'z = (xy + x')(xy +z) = (x+x')(y+x')(x+z)(y+z) = (x'+y)(x+z)(y+z)  x'+y = x' + y + zz' = (x'+y+z)(x'+y+z')  F = (x+y+z)(x+y'+z)(x'+y+z)(x'+y+z') = M0M2M4M5  F(x, y, z) = P(0, 2, 4, 5)
  • 38. 38 Dr Yasir Awais Butt Digital Logic Design Conversion between Canonical Forms  The complement of a function expressed as the sum of minterms equals the sum of minterms missing from the original function.  F(A, B, C) = S(1, 4, 5, 6, 7)  Thus, F‘ (A, B, C) = S(0, 2, 3)  By DeMorgan's theorem  F(A, B, C) = P(0, 2, 3)  F'(A, B, C) =P (1, 4, 5, 6, 7)  mj' = Mj  To convert from one canonical form to another: interchange the symbols S and P and list those numbers missing from the original form  S of 1's  P of 0's
  • 39. 39 Dr Yasir Awais Butt Digital Logic Design  Example  F = xy + xz  F(x, y, z) = S(1, 3, 6, 7)  F(x, y, z) = P (0, 2, 4, 6)
  • 40. 40 Dr Yasir Awais Butt Digital Logic Design Standard Forms  In canonical forms each minterm or maxterm must contain all the variables either complemented or uncomplemented, thus these forms are very seldom the ones with the least number of literals.  Standard forms: the terms that form the function may obtain one, two, or any number of literals, .There are two types of standard forms:  Sum of products: F1 = y' + xy+ x'yz'  Product of sums: F2 = x(y'+z)(x'+y+z')  A Boolean function may be expressed in a nonstandard form  F3 = AB + C(D + E)  But it can be changed to a standard form by. using. The distributive law  F3 = AB + C(D + E) = AB + CD + CE
  • 41. 41 Dr Yasir Awais Butt Digital Logic Design Implementation  Two-level implementation  Multi-level implementation F1 = y' + xy+ x'yz' F2 = x(y'+z)(x'+y+z')
  • 42. 42 Dr Yasir Awais Butt Digital Logic Design 2.7 Other Logic Operations  2n rows in the truth table of n binary variables.  22n functions for n binary variables.  16 functions of two binary variables.  All the new symbols except for the exclusive-OR symbol are not in common use by digital designers.
  • 43. 43 Dr Yasir Awais Butt Digital Logic Design Boolean Expressions
  • 44. 44 Dr Yasir Awais Butt Digital Logic Design 2.8 Digital Logic Gates  Boolean expression: AND, OR and NOT operations  Constructing gates of other logic operations  The feasibility and economy;  The possibility of extending gate's inputs;  The basic properties of the binary operations (commutative and associative);  The ability of the gate to implement Boolean functions.
  • 45. 45 Dr Yasir Awais Butt Digital Logic Design Standard Gates  Consider the 16 functions in Table 2.8  Two functions produce a constant : (F0 and F15).  Four functions with unary operations: complement and transfer: (F3, F5, F10 and F12).  The other ten functions with binary operators  Eight function are used as standard gates : complement (F12), transfer (F3), AND (F1), OR (F7), NAND (F14), NOR (F8), XOR (F6), and equivalence (XNOR) (F9).  Complement: inverter.  Transfer: buffer (increasing drive strength).  Equivalence: XNOR.
  • 46. 46 Dr Yasir Awais Butt Digital Logic Design Summary of Logic Gates
  • 47. 47 Dr Yasir Awais Butt Digital Logic Design Summary of Logic Gates
  • 48. 48 Dr Yasir Awais Butt Digital Logic Design Multiple Inputs  Extension to multiple inputs  A gate can be extended to multiple inputs.  If its binary operation is commutative and associative.  AND and OR are commutative and associative.  OR – x+y = y+x – (x+y)+z = x+(y+z) = x+y+z  AND – xy = yx – (x y)z = x(y z) = x y z
  • 49. 49 Dr Yasir Awais Butt Digital Logic Design Multiple Inputs  Multiple NOR = a complement of OR gate, Multiple NAND = a complement of AND.  The cascaded NAND operations = sum of products.  The cascaded NOR operations = product of sums. Multiple-input and cascated NOR and NAND gates
  • 50. 50 Dr Yasir Awais Butt Digital Logic Design Multiple Inputs  The XOR and XNOR gates are commutative and associative.  Multiple-input XOR gates are uncommon?  XOR is an odd function: it is equal to 1 if the inputs variables have an odd number of 1's. Figure 2.8 3-input XOR gate
  • 51. 51 Dr Yasir Awais Butt Digital Logic Design Positive and Negative Logic  Positive and Negative Logic  Two signal values <=> two logic values  Positive logic: H=1; L=0  Negative logic: H=0; L=1  Consider a TTL gates  A positive logic AND gate  A negative logic OR gate Signal assignment and logic polarity
  • 52. 52 Dr Yasir Awais Butt Digital Logic Design Positive and Negative Logic Demonstration of positive and negative logic
  • 53. 53 Dr Yasir Awais Butt Digital Logic Design 2.9 Integrated Circuits  Level of Integration  An IC (a chip)  Examples:  Small-scale Integration (SSI): < 10 gates  Medium-scale Integration (MSI): 10 ~ 100 gates  Large-scale Integration (LSI): 100 ~ xk gates  Very Large-scale Integration (VLSI): > xk gates  VLSI  Small size (compact size)  Low cost  Low power consumption  High reliability  High speed
  • 54. 54 Dr Yasir Awais Butt Digital Logic Design Digital Logic Families  Digital logic families: circuit technology  TTL: transistor-transistor logic (dying?)  ECL: emitter-coupled logic (high speed, high power consumption)  MOS: metal-oxide semiconductor (NMOS, high density)  CMOS: complementary MOS (low power)  BiCMOS: high speed, high density
  • 55. 55 Dr Yasir Awais Butt Digital Logic Design Digital Logic Families  The characteristics of digital logic families  Fan-out: the number of standard loads that the output of a typical gate can drive.  Power dissipation.  Propagation delay: the average transition delay time for the signal to propagate from input to output.  Noise margin: the minimum of external noise voltage that caused an undesirable change in the circuit output.
  • 56. 56 Dr Yasir Awais Butt Digital Logic Design CAD  CAD – Computer-Aided Design  Software programs that support computer-based representation of circuits of millions of gates.  Automate the design process  Two design entry:  Schematic capture  HDL – Hardware Description Language – Verilog, VHDL  Simulation  Physical realization
  • 57. 57 Dr Yasir Awais Butt Digital Logic Design ُ‫ه‬‫الل‬ ‫جزاك‬ https://drive.google.com/drive/folders/15yKbWIADv2-9j7CPvBNVoeU53ncASLYH?usp =sharing
  • 58. 58 Dr Yasir Awais Butt Digital Logic Design Home Work (4) Digital Design (4th )- Morris Mano-Page 66- Problems: 2.3 d,f 2.4 d,e 2.6 Only for (2.3 d,f) 2.7 Only for (2.4 d,f) 2.9 2.20 2.22
  • 59. 59 Dr Yasir Awais Butt Digital Logic Design Home Work (5) Digital Design (4th )- Morris Mano-Page 66- Problems: 2.13 2.14 2.15 2.27 2.28

Editor's Notes

  • #5: What is algebra:it is set of element ,set of operator and set of number of unproved axiom or postulate