SlideShare a Scribd company logo
IT2001PA
Engineering Essentials (2/2)


Chapter 14 - IC Counters

 Lecturer Name
lecturer_email@ite.edu.sg
                            Nov 20, 2012
Contact Number
Chapter 14 - IC Counters


Lesson Objectives
Upon completion of this topic, you should be able to:
   Students should be able to design simple
    synchronous/asynchronous counters using MSI chips.




    IT2001PA Engineering Essentials (2/2)           2
Chapter 14 - IC Counters


Specific Objectives
  Students should be able to :
   State some common MSI synchronous/asynchronous
    counter chips.
      Write down the control pins to select various functions
       on an MSI chip.
      State the functions of the various control pins.
      Design simple synchronous up/down counters based
       on given MSI technical reference.



      IT2001PA Engineering Essentials (2/2)
Chapter 14 - IC Counters


 IC Asynchronous Counters
    An asynchronous binary 4-bit counter IC 74293:



                                                        74293
                                                          74193               CP1
                                                       Binary 4-bit
                                                        Counter               CP0


                                                  MR1 MR2 Q3 Q2 Q1 Q0
                                                        (MSB)         (LSB)

                                                  Simplified symbol for 74293
Logic diagram for 74293 asynchronous counter IC


     IT2001PA Engineering Essentials (2/2)                                4
Chapter 14 - IC Counters


Description of 74293
   It has four J-K FFs with outputs Q0, Q1, Q2, Q3 where Q0 is the LBS
    and Q3 is the MSB.
   Each FF has a CP (clock pulse) input which is activated by
    negative-edge transition (NGT).
   Each FF has an asynchronous CLEAR input, C0.
   These are connected together to the output of a two-input NAND
    gate with inputs MR1 and MR2, where MR means master reset.
    Both MR inputs must be HIGH to clear the counter to 0000.
   FFs Q1, Q2 and Q3 are already connected as a 3-bit ripple counter.
    FF Q0 is not connected to anything internally.


    IT2001PA Engineering Essentials (2/2)                        5
Chapter 14 - IC Counters


Example
    Show how the 74293 should be connected to operate
     as a MOD-16 counter with a 10 kHz clock input.
     A MOD-16 counter requires four FFs. The output Q0 is
     connected to CP1 and the clock input, 10kHz pulses is applied
     to CP0. The output is taken at Q3.


                                                74293 wired as a
                                                MOD-16 counter




    IT2001PA Engineering Essentials (2/2)                      6
Chapter 14 - IC Counters


Example
    Show how to wire the 74293(s) as a
        a)   MOD-10 counter
        b)   MOD-14 counter
        c)   MOD-60 counter




    IT2001PA Engineering Essentials (2/2)   7
Chapter 14 - IC Counters


Example – 74293 as MOD-10 Counter
    A MOD-10 counter requires four FFs.
    Connect Q0 to CP1.
    We want the counter to recycle back to 0000 when it tries to go to
    the count of 1010 (ten).
    Thus, Q3 and Q1 outputs have to be connected to the master reset
    inputs; when they both go HIGH at the count of 1010, the NAND
    output will immediately reset the counter to 0000.



                                                 74293 wired as a
                                                 MOD-10 counter




    IT2001PA Engineering Essentials (2/2)                           8
Chapter 14 - IC Counters


Example – 74293 as MOD-14 Counter
    When the counter reaches the count of 1110 (14), the Q3, Q2, and Q1
    outputs are all HIGH.
    Unfortunately, the 74293’s built-in reset NAND gate has only two
    inputs. Thus, some extra logic is added to ensure that the counter
    will reset back to 0000 when Q3 = Q2 = Q1 = 1.




                                                 An external AND gate is
                                                 needed to wire the 74293
                                                 as a MOD-14 counter




    IT2001PA Engineering Essentials (2/2)                         9
Chapter 14 - IC Counters


Example – 74293 as MOD-60 Counter
    The circuit divides the input frequency by 60 in 2 steps. The 74293
    counter on the right is wired as a MOD-10 counter so that its output
    Q3 has a frequency = fin/10. The signal is connected to the CP1 input
    of the second 74293 counter, which is wired as a MOD-6 counter.
    Thus, the Q3 output of the second counter will have a frequency:

                                                                fin/10
                                                          fout =
                                                                  6
                                                                 f
                                                              = in
                                                                 60

                                                   Two 74293s can be
                                                   combined to provide a
                                                   frequency division of 60



    IT2001PA Engineering Essentials (2/2)                             10
Chapter 14 - IC Counters


Next Lesson




    IT2001PA Engineering Essentials (2/2)   11

More Related Content

PPSX
Dee2034 chapter 5 counter
PPTX
halfadder & halfsubtractor using 4:1 MUX
PPTX
Logic Gates Presentation
PPT
Control chap5
PPTX
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
DOCX
PLC Industrial Application -- Continuous Bottling Filling System
PDF
DELD Unit V cpld_fpga
PPTX
Encoders and decoders
Dee2034 chapter 5 counter
halfadder & halfsubtractor using 4:1 MUX
Logic Gates Presentation
Control chap5
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
PLC Industrial Application -- Continuous Bottling Filling System
DELD Unit V cpld_fpga
Encoders and decoders

What's hot (20)

PPTX
Adder
PPT
Half Adder & Full Adder
PPT
design of FPGA based traffic light controller system
PPT
Multiplexers and Demultiplexers
PPTX
SIGNIFICANCE OF BLOCK DIAGRAM AND SIGNAL FLOW GRAPH IN CONTROL SYSTEM
PPTX
Logic gates and Boolean Algebra_VSG
PDF
Counters
PPTX
Unit 4 sequential circuits
PDF
Fsm sequence detector
PDF
Lecture 5: The Convolution Sum
PPT
Serial Peripheral Interface(SPI)
PPTX
Computer organization
PDF
Verilog coding of mux 8 x1
PPTX
UART(universal asynchronous receiver transmitter ) PPT
PPTX
Multiplexers
PPT
NOISE IN Analog Communication Part-1.ppt
PPTX
Signal flow graph Mason’s Gain Formula
PPTX
Fulll Adder
PPTX
Seminar on Digital Multiplier(Booth Multiplier) Using VHDL
Adder
Half Adder & Full Adder
design of FPGA based traffic light controller system
Multiplexers and Demultiplexers
SIGNIFICANCE OF BLOCK DIAGRAM AND SIGNAL FLOW GRAPH IN CONTROL SYSTEM
Logic gates and Boolean Algebra_VSG
Counters
Unit 4 sequential circuits
Fsm sequence detector
Lecture 5: The Convolution Sum
Serial Peripheral Interface(SPI)
Computer organization
Verilog coding of mux 8 x1
UART(universal asynchronous receiver transmitter ) PPT
Multiplexers
NOISE IN Analog Communication Part-1.ppt
Signal flow graph Mason’s Gain Formula
Fulll Adder
Seminar on Digital Multiplier(Booth Multiplier) Using VHDL
Ad

Viewers also liked (20)

PDF
Chapter 5 counter
PDF
Tipowebgrafía
PDF
Getting Started with DOM
PDF
The html5 outline
PDF
Semantic markup - Creating Outline
PPT
Ee2 chapter13 counters
PPTX
PDF
The prototype property
PDF
Javascript coding-and-design-patterns
PDF
Front End Good Practices
PDF
Live streaming
KEY
HTML5 - Just the basics
PDF
JavaScript regular expression
PPTX
Web topic 1 internet
PDF
Preparing images for the Web
PPTX
Web topic 31 setup remote site
PPTX
Web topic 33 publish websites
PPTX
Web topic 27 class test
PPTX
Web topic 11 importance of html validation
KEY
Regular Expressions 101
Chapter 5 counter
Tipowebgrafía
Getting Started with DOM
The html5 outline
Semantic markup - Creating Outline
Ee2 chapter13 counters
The prototype property
Javascript coding-and-design-patterns
Front End Good Practices
Live streaming
HTML5 - Just the basics
JavaScript regular expression
Web topic 1 internet
Preparing images for the Web
Web topic 31 setup remote site
Web topic 33 publish websites
Web topic 27 class test
Web topic 11 importance of html validation
Regular Expressions 101
Ad

Similar to Ee2 chapter14 ic_counters (20)

DOCX
Digital Clock Using Logic Gates
PDF
Digital stop watch
DOCX
8051 FINIAL
DOCX
ARDUINO BASED TIME AND TEMPERATURE DISPLAY
PDF
lab_ADC.pdf
PDF
Assignment#3b
DOCX
1 PageAlarm Clock Design Using PIC18F45E.docx
PDF
Assignment#6
PPSX
Dee2034 chapter 6 register
PPTX
Bcd counter
PDF
Analog To Digital Conversion (ADC) Programming in LPC2148
DOCX
project report on embedded system
PDF
ADF4113 Frequency Synthesizer 驅動程式實作
DOCX
Training Report on embedded Systems and Robotics
PPT
20IT204-COA-Lecture 18.ppt
PDF
Assignment#3a
PDF
Chapter 5 counter1
PDF
74hc4020
PPTX
IC 4017 Pin Configuration and Its Application
PPTX
Tactile sensor working and its types
Digital Clock Using Logic Gates
Digital stop watch
8051 FINIAL
ARDUINO BASED TIME AND TEMPERATURE DISPLAY
lab_ADC.pdf
Assignment#3b
1 PageAlarm Clock Design Using PIC18F45E.docx
Assignment#6
Dee2034 chapter 6 register
Bcd counter
Analog To Digital Conversion (ADC) Programming in LPC2148
project report on embedded system
ADF4113 Frequency Synthesizer 驅動程式實作
Training Report on embedded Systems and Robotics
20IT204-COA-Lecture 18.ppt
Assignment#3a
Chapter 5 counter1
74hc4020
IC 4017 Pin Configuration and Its Application
Tactile sensor working and its types

More from CK Yang (20)

PPTX
Web topic 32 validate web contents
PPTX
Web topic 30 ensure web contents meet
PPTX
Web topic 29 w3 c page validation
PPTX
Web topic 29 w3 c page validation
PPTX
Web topic 28. w3 c standards and guidelines
PPTX
Web topic 26 browser compatibilty and security
PPTX
Web topic 25 mobile optimized website
PPTX
Web topic 24 usage of web browser
PPTX
Web topic 23 web accessibility
PPTX
Web topic 22 validation on web forms
PPTX
Web topic 21 pass info via javascript
PPTX
Web topic 20 2 html forms
PPTX
Web topic 20 1 html forms
PPTX
Web topic 18 conflict resolution in css
PPTX
Web topic 17 font family in css
PPTX
Web topic 16 css workflow
PPTX
Web topic 15 2 basic css layout
PPTX
Web topic 15 1 basic css layout
PPTX
Web topic 14 cascading style sheets
PPTX
Web topic 13 html validation tools
Web topic 32 validate web contents
Web topic 30 ensure web contents meet
Web topic 29 w3 c page validation
Web topic 29 w3 c page validation
Web topic 28. w3 c standards and guidelines
Web topic 26 browser compatibilty and security
Web topic 25 mobile optimized website
Web topic 24 usage of web browser
Web topic 23 web accessibility
Web topic 22 validation on web forms
Web topic 21 pass info via javascript
Web topic 20 2 html forms
Web topic 20 1 html forms
Web topic 18 conflict resolution in css
Web topic 17 font family in css
Web topic 16 css workflow
Web topic 15 2 basic css layout
Web topic 15 1 basic css layout
Web topic 14 cascading style sheets
Web topic 13 html validation tools

Ee2 chapter14 ic_counters

  • 1. IT2001PA Engineering Essentials (2/2) Chapter 14 - IC Counters Lecturer Name lecturer_email@ite.edu.sg Nov 20, 2012 Contact Number
  • 2. Chapter 14 - IC Counters Lesson Objectives Upon completion of this topic, you should be able to:  Students should be able to design simple synchronous/asynchronous counters using MSI chips. IT2001PA Engineering Essentials (2/2) 2
  • 3. Chapter 14 - IC Counters Specific Objectives Students should be able to :  State some common MSI synchronous/asynchronous counter chips.  Write down the control pins to select various functions on an MSI chip.  State the functions of the various control pins.  Design simple synchronous up/down counters based on given MSI technical reference. IT2001PA Engineering Essentials (2/2)
  • 4. Chapter 14 - IC Counters IC Asynchronous Counters  An asynchronous binary 4-bit counter IC 74293: 74293 74193 CP1 Binary 4-bit Counter CP0 MR1 MR2 Q3 Q2 Q1 Q0 (MSB) (LSB) Simplified symbol for 74293 Logic diagram for 74293 asynchronous counter IC IT2001PA Engineering Essentials (2/2) 4
  • 5. Chapter 14 - IC Counters Description of 74293  It has four J-K FFs with outputs Q0, Q1, Q2, Q3 where Q0 is the LBS and Q3 is the MSB.  Each FF has a CP (clock pulse) input which is activated by negative-edge transition (NGT).  Each FF has an asynchronous CLEAR input, C0.  These are connected together to the output of a two-input NAND gate with inputs MR1 and MR2, where MR means master reset. Both MR inputs must be HIGH to clear the counter to 0000.  FFs Q1, Q2 and Q3 are already connected as a 3-bit ripple counter. FF Q0 is not connected to anything internally. IT2001PA Engineering Essentials (2/2) 5
  • 6. Chapter 14 - IC Counters Example  Show how the 74293 should be connected to operate as a MOD-16 counter with a 10 kHz clock input. A MOD-16 counter requires four FFs. The output Q0 is connected to CP1 and the clock input, 10kHz pulses is applied to CP0. The output is taken at Q3. 74293 wired as a MOD-16 counter IT2001PA Engineering Essentials (2/2) 6
  • 7. Chapter 14 - IC Counters Example  Show how to wire the 74293(s) as a a) MOD-10 counter b) MOD-14 counter c) MOD-60 counter IT2001PA Engineering Essentials (2/2) 7
  • 8. Chapter 14 - IC Counters Example – 74293 as MOD-10 Counter A MOD-10 counter requires four FFs. Connect Q0 to CP1. We want the counter to recycle back to 0000 when it tries to go to the count of 1010 (ten). Thus, Q3 and Q1 outputs have to be connected to the master reset inputs; when they both go HIGH at the count of 1010, the NAND output will immediately reset the counter to 0000. 74293 wired as a MOD-10 counter IT2001PA Engineering Essentials (2/2) 8
  • 9. Chapter 14 - IC Counters Example – 74293 as MOD-14 Counter When the counter reaches the count of 1110 (14), the Q3, Q2, and Q1 outputs are all HIGH. Unfortunately, the 74293’s built-in reset NAND gate has only two inputs. Thus, some extra logic is added to ensure that the counter will reset back to 0000 when Q3 = Q2 = Q1 = 1. An external AND gate is needed to wire the 74293 as a MOD-14 counter IT2001PA Engineering Essentials (2/2) 9
  • 10. Chapter 14 - IC Counters Example – 74293 as MOD-60 Counter The circuit divides the input frequency by 60 in 2 steps. The 74293 counter on the right is wired as a MOD-10 counter so that its output Q3 has a frequency = fin/10. The signal is connected to the CP1 input of the second 74293 counter, which is wired as a MOD-6 counter. Thus, the Q3 output of the second counter will have a frequency: fin/10 fout = 6 f = in 60 Two 74293s can be combined to provide a frequency division of 60 IT2001PA Engineering Essentials (2/2) 10
  • 11. Chapter 14 - IC Counters Next Lesson IT2001PA Engineering Essentials (2/2) 11