SlideShare a Scribd company logo
FPGA Based Implementation of a Genetic Algorithm
for ARMA Model Parameters Identification
Abstract
In this work, we propose an FPGA implementation of a genetic algorithm (GA) for linear and nonlinear auto regressive moving average
(ARMA) model parameters identification. Specifically designed genetic operators for adaptive filtering applications are proposed to improve
processing performance and robustness to the quantization effect, making low bit-wordlength fixed-point arithmetic implementation possible,
which permit hardware cost saving. The design was implemented using 6-bit wordlength representation. The implementation experiments
show high parameters identification capabilities for both linear and nonlinear models, and low footprint.
An FPGA implementation of a GA for linear and nonlinear auto
regressive moving average (ARMA) model parameters identification
has been presented. The design considered low wordlength fixed-
point arithmetic processing environment. The implementation shows
high signal processing performances and low resources cost, where
only 6-bits wordlength fixed-point arithmetic was used in all
operations.
[1] T. Cassar, K. P. Camilleri, and S. G. Fabri, "Order Estimation of Multivariate ARMA Models,"IEEE Journal of
Selected Topics in Signal Processing, vol. 4, pp. 494-503, 2010.
[2] V. Duong and A. R. Stubberud, "System identification by genetic algorithm," IEEE Aerospace Conference
Proceedings, 2002, pp. 5-2331-5-2337 vol.5.
[3] Cheng-Yuan, C. and C. Deng-Rui, "Active Noise Cancellation Without Secondary Path Identification by Using an
Adaptive Genetic Algorithm," IEEE Transactions on Instrumentation and Measurement, 59(9), 2010, pp. 2315-2327.
[4] D. Massicotte and D. Eke, "High robustness to quantification effect of an adaptive filter based on genetic algorithm, "
IEEE Northeast Workshop on Circuits and Systems (NEWCAS), 2007, pp. 373-376.
[5] H. Merabti and D. Massicotte, "Towards Hardware Implementation of Genetic Algorithms for Adaptive Filtering
Applications," IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), 2014, to appear.
Fig. 8 SQNR performance for the identification
problem considering 6-bits wordlength implementation.
Hocine MERABTI and Daniel MASSICOTTE
Université du Québec à Trois-Rivières
Department of electrical and computer engineering
{Hocine.Merabti, Daniel.Massicotte}@uqtr.ca
G
Ĝ ∑
+
-
( )x n
( )u n
( )y n
( )e n
ˆ( )y n
1 1 1
( ) ( ) ( ) ( )
N M P
L k k k
k k k
y n a y n k b x n k c u n k
  
       
Fig. 7 Identification problem.
……...
Parent 2
MUX
……...
Parent 1
MUX
……...
Random
weight (y)
Random
weight (x)
……...
MUX MUX MUX. . . . . . . . Crossover
position
……...
……...
Child
0 0 0 111
……...
MSBMSB LSBLSB
Proposed Hardware Architectures
ARMA Model
D Q D Q D Q D Q
D Q D Q D Q D Q
……...
……...
Rng[0] Rng[1] Rng[18] Rng[19]
Rng[20] Rng[21] Rng[40] Rng[41]Clk
V(n) V(n-1) ……... V(n-Window+1)
Data input vector
w1 w2 ……... wm
Chromosome
(RNG or mutation block)
MUX
V . W
Adder
Abs
Reg
w1 w2 ……... wm
Chromosome
f(n)
Fitness score
Reg
d(n) d(n-1) ……... d(n-Window+1)
Desired signal
MUX
Add-accumulate
w1 w2 ……... wm
Chromosome
f(n)
Fitness score
Sorter
Parents
pool 2
Parents
pool 1
In
DEMUX
Out
In
Out
w1 w2 ……... wm
Parent 1
w1 w2 ……... wm
Parent 2
DEMUXDEMUX
Random
selection
Random
selection
Addr Addr
Simplified
truncation
……...
Chromosome
MUX Random
weight (x)
……...
……...
……...
New chromosome
……...
……...
Random word
. . . . . . .
Start
Generate
Initial population
Apply fitness
function
Selection
Crossover &
Mutation
Add offspring to
new population
Full?
g=G?
Output best
chromosome
Stop
Yes
Yes
No
No
Fig. 1 GA flowchart.
Fig. 2 42-bits LFSR based RNG.
.
Fig. 3 Fitness block. Fig. 4 Selection block.
Fig. 5 Crossover block.
Fig. 6 Mutation block.
     
1
n
n B
f n d n y n
 
 
( ) tanh( ( ))NL NL Ly n v y n
0 200 400 600 800 1000 1200 1400 1600 1800 2000
-5
0
5
10
15
20
25
30
iteration (n)
SQNR(dB)
nonlinear ARMA
linear ARMA
Theroretical
Implementation Results
Conclusion References
Resource utilization Available Used
Slice registers 4800 889 (18%)
Slice LUTs 2400 1415 (58%)
Total Slices 600 498 (83%)
Parameters Rate
Maximum clock frequency 105 MHz
Maximum group rate 320 KGen/sec
Table 1. Post place-and-route implementation summary.
Table 2. Timing performance.
 For the nonlinear system:
 For the linear system:
  
22
1 1
ˆ( ) 10log
M M
i i i
i i
SQNR n w w w n
 
 
 
 
  
 The signal processing performance
analysis is done on the SQNR
given by:
( ) v ( ).W( )T
Ly n n n
 Target FPGA:
Xilinx Spartan-6 xc6slx4-3tqg144
 GA parameters:
Population size: 16
Smoothing window (B): 16
The 24th ACM Great Lakes Symposium on VLSI (GLSVLSI), 21-23 May 2014, Houston, Texas, USA
 ( ) ( 1), ( 2), ( 5), ( 6), ( ), ( 1), ( 2)
T
n y n y n x n x n u n u n u n      v
 1 2 7( ) ( ) ( ) ( )
T
n w n w n w nw L

More Related Content

PDF
FPGA FIR filter implementation (Audio signal processing)
PDF
FPGA implementation of an Adaptive Noise Canceller (ANC)
PDF
FPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
PPT
Fpga 11-sequence-detector-fir-iir-filter
PDF
Neural Network Modeling for Simulation of Error Optimized QCA Adder Circuit
PPTX
PDF
implementation and design of 32-bit adder
PPT
Fpga 13-task-and-functions
FPGA FIR filter implementation (Audio signal processing)
FPGA implementation of an Adaptive Noise Canceller (ANC)
FPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
Fpga 11-sequence-detector-fir-iir-filter
Neural Network Modeling for Simulation of Error Optimized QCA Adder Circuit
implementation and design of 32-bit adder
Fpga 13-task-and-functions

What's hot (20)

PDF
FPGA Implementation of Pipelined CORDIC Sine Cosine Digital Wave Generator
PDF
IRJET-ASIC Implementation for SOBEL Accelerator
PPT
High speed adder used in digital signal processing
PDF
E0364025031
PPTX
Design & implementation of high speed carry select adder
PDF
Implementation of Efficiency CORDIC Algorithmfor Sine & Cosine Generation
PPTX
design of high speed performance 64bit mac unit
PDF
COUPLED FPGA/ASIC IMPLEMENTATION OF ELLIPTIC CURVE CRYPTO-PROCESSOR
PDF
Resume mixed signal
PPT
32-bit unsigned multiplier by using CSLA & CLAA
PPT
Ieee project reversible logic gates by_amit
PDF
WT-4065, Superconductor: GPU Web Programming for Big Data Visualization, by ...
PDF
IRJET- A Review on Various Secured Data Encryption Models based on AES Standard
PDF
Cwf96 (1)
PDF
Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...
PPTX
Dr.s.shiyamala fpga ppt
PDF
Clock mesh sizing slides
PDF
Implementation of Low Power and Area Efficient Carry Select Adder
PDF
Early Results of OpenMP 4.5 Portability on NVIDIA GPUs & CPUs
DOCX
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
FPGA Implementation of Pipelined CORDIC Sine Cosine Digital Wave Generator
IRJET-ASIC Implementation for SOBEL Accelerator
High speed adder used in digital signal processing
E0364025031
Design & implementation of high speed carry select adder
Implementation of Efficiency CORDIC Algorithmfor Sine & Cosine Generation
design of high speed performance 64bit mac unit
COUPLED FPGA/ASIC IMPLEMENTATION OF ELLIPTIC CURVE CRYPTO-PROCESSOR
Resume mixed signal
32-bit unsigned multiplier by using CSLA & CLAA
Ieee project reversible logic gates by_amit
WT-4065, Superconductor: GPU Web Programming for Big Data Visualization, by ...
IRJET- A Review on Various Secured Data Encryption Models based on AES Standard
Cwf96 (1)
Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...
Dr.s.shiyamala fpga ppt
Clock mesh sizing slides
Implementation of Low Power and Area Efficient Carry Select Adder
Early Results of OpenMP 4.5 Portability on NVIDIA GPUs & CPUs
DESIGN AND PERFORMANCE ANALYSIS OF BINARY ADDERS_edited
Ad

Viewers also liked (12)

PDF
2017.03.09 collaboration is key to thriving in the 21st century
PDF
2012.09.27 Lessons Learned from Doing Qualitative Research
PPTX
Time series Analysis
PDF
Forecasting solid waste generation in Juba Town, South Sudan using Artificial...
PDF
2017.05.24 coaching yourself to success
PPTX
Forecasting IP using ARMA and VAR
PDF
2013.06.18 Time Series Analysis Workshop ..Applications in Physiology, Climat...
PDF
2012.09.18 exploring the glocalization of activism and empowerment
PDF
2017.03.09 innovation and why it matters more in the 21st century than ever b...
PDF
2017.02.08 The Darkside of Enterprise Social Media
PDF
Final Report SCP
PDF
ARMA and VAR modelling of Industrial Production in America
2017.03.09 collaboration is key to thriving in the 21st century
2012.09.27 Lessons Learned from Doing Qualitative Research
Time series Analysis
Forecasting solid waste generation in Juba Town, South Sudan using Artificial...
2017.05.24 coaching yourself to success
Forecasting IP using ARMA and VAR
2013.06.18 Time Series Analysis Workshop ..Applications in Physiology, Climat...
2012.09.18 exploring the glocalization of activism and empowerment
2017.03.09 innovation and why it matters more in the 21st century than ever b...
2017.02.08 The Darkside of Enterprise Social Media
Final Report SCP
ARMA and VAR modelling of Industrial Production in America
Ad

Similar to FPGA Implementation of a GA (20)

PPTX
All projects
PPSX
Simulation and hardware implementation of Adaptive algorithms on tms320 c6713...
PPTX
Design consideration and comparative evaluation of swarm intelligence
PDF
[2017-05-29] DNASmartTagger
PDF
16 siddareddy.bathini 13
PPT
M.sc. m kamel
PDF
Genetic Algorithm Processor for Image Noise Filtering Using Evolvable Hardware
PDF
Algorithm Selection for Preferred Extensions Enumeration
PDF
The International Journal of Engineering and Science (The IJES)
PDF
Fpga based artificial neural network
PDF
Noise Immune and Area Optimized Serial Interface for FPGA based Industrial In...
PDF
Poster Presentation on "Artifact Characterization and Removal for In-Vivo Neu...
PDF
Analysis of Microstrip Finger on Bandwidth of Interdigital Band Pass Filter u...
PPT
SBU072811_short.ppt
PPTX
Design of High Performance 8,16,32-bit Vedic Multipliers using SCL PDK 180nm ...
PDF
Memory Polynomial Based Adaptive Digital Predistorter
PDF
PERFORMANCE EVALUATION OF ADAPTIVE ARRAY ANTENNAS IN COGNITIVE RELAY NETWORK
PDF
⭐⭐⭐⭐⭐ 2020 WEBINAR: TECNOLOGÍA Y SALUD (Abril 2020)
PDF
An Efficient DSP Implementation of a Dynamic Convolution Using Principal Comp...
PDF
Pushing Intelligence to Edge Nodes : Low Power circuits for Self Localization...
All projects
Simulation and hardware implementation of Adaptive algorithms on tms320 c6713...
Design consideration and comparative evaluation of swarm intelligence
[2017-05-29] DNASmartTagger
16 siddareddy.bathini 13
M.sc. m kamel
Genetic Algorithm Processor for Image Noise Filtering Using Evolvable Hardware
Algorithm Selection for Preferred Extensions Enumeration
The International Journal of Engineering and Science (The IJES)
Fpga based artificial neural network
Noise Immune and Area Optimized Serial Interface for FPGA based Industrial In...
Poster Presentation on "Artifact Characterization and Removal for In-Vivo Neu...
Analysis of Microstrip Finger on Bandwidth of Interdigital Band Pass Filter u...
SBU072811_short.ppt
Design of High Performance 8,16,32-bit Vedic Multipliers using SCL PDK 180nm ...
Memory Polynomial Based Adaptive Digital Predistorter
PERFORMANCE EVALUATION OF ADAPTIVE ARRAY ANTENNAS IN COGNITIVE RELAY NETWORK
⭐⭐⭐⭐⭐ 2020 WEBINAR: TECNOLOGÍA Y SALUD (Abril 2020)
An Efficient DSP Implementation of a Dynamic Convolution Using Principal Comp...
Pushing Intelligence to Edge Nodes : Low Power circuits for Self Localization...

Recently uploaded (20)

PDF
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
PPTX
additive manufacturing of ss316l using mig welding
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PDF
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
PPTX
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PDF
Well-logging-methods_new................
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
PPTX
Lecture Notes Electrical Wiring System Components
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PDF
Digital Logic Computer Design lecture notes
PDF
PPT on Performance Review to get promotions
PPTX
Geodesy 1.pptx...............................................
DOCX
573137875-Attendance-Management-System-original
PPTX
web development for engineering and engineering
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PDF
Automation-in-Manufacturing-Chapter-Introduction.pdf
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
additive manufacturing of ss316l using mig welding
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
Model Code of Practice - Construction Work - 21102022 .pdf
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Well-logging-methods_new................
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
UNIT-1 - COAL BASED THERMAL POWER PLANTS
Lecture Notes Electrical Wiring System Components
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
Digital Logic Computer Design lecture notes
PPT on Performance Review to get promotions
Geodesy 1.pptx...............................................
573137875-Attendance-Management-System-original
web development for engineering and engineering
Embodied AI: Ushering in the Next Era of Intelligent Systems
Automation-in-Manufacturing-Chapter-Introduction.pdf

FPGA Implementation of a GA

  • 1. FPGA Based Implementation of a Genetic Algorithm for ARMA Model Parameters Identification Abstract In this work, we propose an FPGA implementation of a genetic algorithm (GA) for linear and nonlinear auto regressive moving average (ARMA) model parameters identification. Specifically designed genetic operators for adaptive filtering applications are proposed to improve processing performance and robustness to the quantization effect, making low bit-wordlength fixed-point arithmetic implementation possible, which permit hardware cost saving. The design was implemented using 6-bit wordlength representation. The implementation experiments show high parameters identification capabilities for both linear and nonlinear models, and low footprint. An FPGA implementation of a GA for linear and nonlinear auto regressive moving average (ARMA) model parameters identification has been presented. The design considered low wordlength fixed- point arithmetic processing environment. The implementation shows high signal processing performances and low resources cost, where only 6-bits wordlength fixed-point arithmetic was used in all operations. [1] T. Cassar, K. P. Camilleri, and S. G. Fabri, "Order Estimation of Multivariate ARMA Models,"IEEE Journal of Selected Topics in Signal Processing, vol. 4, pp. 494-503, 2010. [2] V. Duong and A. R. Stubberud, "System identification by genetic algorithm," IEEE Aerospace Conference Proceedings, 2002, pp. 5-2331-5-2337 vol.5. [3] Cheng-Yuan, C. and C. Deng-Rui, "Active Noise Cancellation Without Secondary Path Identification by Using an Adaptive Genetic Algorithm," IEEE Transactions on Instrumentation and Measurement, 59(9), 2010, pp. 2315-2327. [4] D. Massicotte and D. Eke, "High robustness to quantification effect of an adaptive filter based on genetic algorithm, " IEEE Northeast Workshop on Circuits and Systems (NEWCAS), 2007, pp. 373-376. [5] H. Merabti and D. Massicotte, "Towards Hardware Implementation of Genetic Algorithms for Adaptive Filtering Applications," IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), 2014, to appear. Fig. 8 SQNR performance for the identification problem considering 6-bits wordlength implementation. Hocine MERABTI and Daniel MASSICOTTE Université du Québec à Trois-Rivières Department of electrical and computer engineering {Hocine.Merabti, Daniel.Massicotte}@uqtr.ca G Ĝ ∑ + - ( )x n ( )u n ( )y n ( )e n ˆ( )y n 1 1 1 ( ) ( ) ( ) ( ) N M P L k k k k k k y n a y n k b x n k c u n k            Fig. 7 Identification problem. ……... Parent 2 MUX ……... Parent 1 MUX ……... Random weight (y) Random weight (x) ……... MUX MUX MUX. . . . . . . . Crossover position ……... ……... Child 0 0 0 111 ……... MSBMSB LSBLSB Proposed Hardware Architectures ARMA Model D Q D Q D Q D Q D Q D Q D Q D Q ……... ……... Rng[0] Rng[1] Rng[18] Rng[19] Rng[20] Rng[21] Rng[40] Rng[41]Clk V(n) V(n-1) ……... V(n-Window+1) Data input vector w1 w2 ……... wm Chromosome (RNG or mutation block) MUX V . W Adder Abs Reg w1 w2 ……... wm Chromosome f(n) Fitness score Reg d(n) d(n-1) ……... d(n-Window+1) Desired signal MUX Add-accumulate w1 w2 ……... wm Chromosome f(n) Fitness score Sorter Parents pool 2 Parents pool 1 In DEMUX Out In Out w1 w2 ……... wm Parent 1 w1 w2 ……... wm Parent 2 DEMUXDEMUX Random selection Random selection Addr Addr Simplified truncation ……... Chromosome MUX Random weight (x) ……... ……... ……... New chromosome ……... ……... Random word . . . . . . . Start Generate Initial population Apply fitness function Selection Crossover & Mutation Add offspring to new population Full? g=G? Output best chromosome Stop Yes Yes No No Fig. 1 GA flowchart. Fig. 2 42-bits LFSR based RNG. . Fig. 3 Fitness block. Fig. 4 Selection block. Fig. 5 Crossover block. Fig. 6 Mutation block.       1 n n B f n d n y n     ( ) tanh( ( ))NL NL Ly n v y n 0 200 400 600 800 1000 1200 1400 1600 1800 2000 -5 0 5 10 15 20 25 30 iteration (n) SQNR(dB) nonlinear ARMA linear ARMA Theroretical Implementation Results Conclusion References Resource utilization Available Used Slice registers 4800 889 (18%) Slice LUTs 2400 1415 (58%) Total Slices 600 498 (83%) Parameters Rate Maximum clock frequency 105 MHz Maximum group rate 320 KGen/sec Table 1. Post place-and-route implementation summary. Table 2. Timing performance.  For the nonlinear system:  For the linear system:    22 1 1 ˆ( ) 10log M M i i i i i SQNR n w w w n             The signal processing performance analysis is done on the SQNR given by: ( ) v ( ).W( )T Ly n n n  Target FPGA: Xilinx Spartan-6 xc6slx4-3tqg144  GA parameters: Population size: 16 Smoothing window (B): 16 The 24th ACM Great Lakes Symposium on VLSI (GLSVLSI), 21-23 May 2014, Houston, Texas, USA  ( ) ( 1), ( 2), ( 5), ( 6), ( ), ( 1), ( 2) T n y n y n x n x n u n u n u n      v  1 2 7( ) ( ) ( ) ( ) T n w n w n w nw L