Hardware  I/O organization
Hardware  I/O organization
What is Hardware?
 The physical components of
computers.
 We can touch and see the
hardware.

 Monitor,Mouse,Keyboard,ha
rd drive etc are the
hardware devices.
 Stands for Input/output devices

Input:
The instruction given to the computer. A hardware component
is used to enter data in computer such as keyboard etc

Output:
A hardware component used to display information to the user
such as printer etc
It is used by simplest Computers.

Can process one instruction at a time.
all units are connected in the same bus.
Only two devices can communicate with each other
at one time.
Protocol is required to control the communication.
Time is broken in to clock cycle.

A special device decides which device will
communicate in the next class called Bus Arbitor.
Input

Output

Memory

Processor
Advantages
Simplicity
Low cost

Disadvantages
Limited speed
The bus can became a major bottleneck.
Parallelism
• multiple communications are possible at the same time with multiple

buses.
• For example

CPU can communicate with port or disk wants to
communicate with memory on another bus.
Peripheral Component Interconnect bus is used
to connect devices
Special memory bus is used for optimized
communication between CPU & memory.

Industry Standard Architecture bus is connected
to PCI to provide backward capability for older
ISA devices.
In the simple I/O Control Model, CPU
communicates with I/O devices Directly.
CPU controls all details of device operation.
This communication used in specialized,
Microprocessor-controlled, embedded system.
In pc model, CPU communicates with a device
controller.
Each I/O controller is designed to handle a
particular kind of device.
I/O channel

I/O control
unit

Programs loaded
in memory or
channels
memory

Execute channel
programs
Ports and Memory-Mapped I/O
1)Port I/O
2)memory-mapped I/O
Port I/O


Limited numbers of instructions provide I/O capability
in it.



One instruction operands is an I/O port number.

Memory Mapped I/O


Any instruction that access memory can access an
I/O module.



A part of memory Space is allocated to I/O modules.
Module Registers
 Different modules have different types of numbers and

registers.

 A simple module for input device may have only two

registers ,one for data and one for control information.

 The data register stores the value.
 Control registers contains bits to command module.
It is a protocol for communication between I/O
modules and CPU.
CPU issues a signal to I/O module to start I/O
operation.
It is inefficient because processes can make no
headway while CPU waits for the completion of I/O
operation.
CPU continues to execute different processes in the
system after starting operation in it.
Polling is more efficient.
CPU checks for the completion of I/O operation after
brief intervals.
The disadvantage is that the processes are interrupted
when CPU checks for the completion of I/O operation.
Interrupt I/O
An interrupt can be sent to CPU when I/O operation is
completed.
In this way CPU, continues to executes until it gets
interrupt from I/O module.

It provides parallelism but adds complexity in the
code.
Direct Memory Access (DMA)
• DMA is a technique that is used to send

data directly from a device to the memory.
• CPU is not involved in this transformation

that results in speeding up the overall
computer operation.
• a specified portion of memory is designed

for DMA.
• DMA is required when a large amount of

data is moved
CPU

DMA

I/O

Memory

CPU issues a command to DMA module when it requires
to read or write a block of data .It sends the following
information to DMA module
1. Types of operation required such as read or write
2. The address I/O device involved
3. The starting location in memory to read from or
write to.
4. The numbers of words to be written or read .
Working
• The CPU then continues with other work.

• It has delegated I/O operation to the DMA module .
• DMA module will then transfer the entire block of data

one word at a time directly to or from memory without
going through CPU.

• DMA module sends an interrupt signal to CPU when

the transfer is complete.

• CPU is only involved at the beginning and at the end

of data transfer.

• DMA works while CPU is idle and is not using the

system bus,.

• It is called cycle stealing.
Hardware  I/O organization
Hardware  I/O organization

More Related Content

PPTX
Media Access Control (MAC Layer)
PPTX
Mac protocols
PPTX
Connection Machine
PDF
Assembler directives and basic steps ALP of 8086
PDF
DBMS Unit 2 - Relational Model
PPT
system interconnect architectures in ACA
PDF
Unit 5
Media Access Control (MAC Layer)
Mac protocols
Connection Machine
Assembler directives and basic steps ALP of 8086
DBMS Unit 2 - Relational Model
system interconnect architectures in ACA
Unit 5

What's hot (20)

PPT
Input output organization
DOCX
Line configuration
PPTX
Most Media Oriented System Transport
PDF
Unit 4-input-output organization
PDF
Raspberry Pi
PPTX
Pipelining powerpoint presentation
PDF
Sensor Networks Introduction and Architecture
PPTX
Unguided media
PPTX
Computer architecture input output organization
PPTX
Memory mapped I/O and Isolated I/O
PPTX
MODULE-1_CCN.pptx
PPTX
Control unit
PDF
iot enabling technologies for IOT subject
PPTX
Underlying principles of parallel and distributed computing
PPTX
Computer Networks: Quality of service
PPTX
Geographical routing presentation
PPTX
Spatial Data Mining
PPTX
Computer network switching
PPTX
Security issues in manet
PDF
Memory mapping
Input output organization
Line configuration
Most Media Oriented System Transport
Unit 4-input-output organization
Raspberry Pi
Pipelining powerpoint presentation
Sensor Networks Introduction and Architecture
Unguided media
Computer architecture input output organization
Memory mapped I/O and Isolated I/O
MODULE-1_CCN.pptx
Control unit
iot enabling technologies for IOT subject
Underlying principles of parallel and distributed computing
Computer Networks: Quality of service
Geographical routing presentation
Spatial Data Mining
Computer network switching
Security issues in manet
Memory mapping
Ad

Viewers also liked (20)

PPTX
ROM BIOS & POST
PPTX
Installation & configuration
PPT
Software introduction
PPT
File organization
PPTX
Lecture 41
PDF
Solaris basics
PPTX
Video display device
PDF
File organisation
PPTX
Introduction, Installation Operating System and Application
PDF
8051 serial communication
PPTX
PPTX
Register & Memory
PDF
Various type of register
PPT
slideshare Registration
PPTX
File Organization
PPT
Unit 5 I/O organization
PPT
Bios ( Basic Input Output System )
PPTX
Operating System-Memory Management
PPTX
Memory management
PDF
What is CPU Register? Type of CPU Register.
ROM BIOS & POST
Installation & configuration
Software introduction
File organization
Lecture 41
Solaris basics
Video display device
File organisation
Introduction, Installation Operating System and Application
8051 serial communication
Register & Memory
Various type of register
slideshare Registration
File Organization
Unit 5 I/O organization
Bios ( Basic Input Output System )
Operating System-Memory Management
Memory management
What is CPU Register? Type of CPU Register.
Ad

Similar to Hardware I/O organization (20)

PPTX
Input Output - Computer Architecture
PDF
Unit 6
PPT
PDF
chapter5-Input-output.pdf
PPTX
I/O Management
PPT
Chapter 6 input output
PPTX
Lecture 9.pptx
PPTX
UNIT-6_OShhshshshshshshshshzbsbsbbsbsbsbsbsbsbsbsnsñjsshsjsjsjsjsjsjjsjsjsjs....
PPTX
PPTX
Chapter 5 IO Unit.pptx we are electrical
PPT
Chapter 7
PDF
IO_ORGANIZATION.pdf
PPT
Supplemental lecture on comprehensive I/O systems.ppt
PPTX
ch-6 COAyjdhfzgsgfzjnfgbcxvbnfsxgcv.pptx
PPTX
inputoutputorganization-140722085906-phpapp01.pptx
PPT
Input / Output organization of computer architecture
PPTX
Input - output organzation
PPTX
Input Output Organization
PPT
07 input output
PPT
inputoutput_organization__Morrismano.ppt
Input Output - Computer Architecture
Unit 6
chapter5-Input-output.pdf
I/O Management
Chapter 6 input output
Lecture 9.pptx
UNIT-6_OShhshshshshshshshshzbsbsbbsbsbsbsbsbsbsbsnsñjsshsjsjsjsjsjsjjsjsjsjs....
Chapter 5 IO Unit.pptx we are electrical
Chapter 7
IO_ORGANIZATION.pdf
Supplemental lecture on comprehensive I/O systems.ppt
ch-6 COAyjdhfzgsgfzjnfgbcxvbnfsxgcv.pptx
inputoutputorganization-140722085906-phpapp01.pptx
Input / Output organization of computer architecture
Input - output organzation
Input Output Organization
07 input output
inputoutput_organization__Morrismano.ppt

Recently uploaded (20)

PDF
Paper A Mock Exam 9_ Attempt review.pdf.
PDF
LIFE & LIVING TRILOGY- PART (1) WHO ARE WE.pdf
PDF
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
PDF
MBA _Common_ 2nd year Syllabus _2021-22_.pdf
PDF
BP 505 T. PHARMACEUTICAL JURISPRUDENCE (UNIT 1).pdf
PPTX
Share_Module_2_Power_conflict_and_negotiation.pptx
PDF
1.3 FINAL REVISED K-10 PE and Health CG 2023 Grades 4-10 (1).pdf
PDF
ChatGPT for Dummies - Pam Baker Ccesa007.pdf
PDF
Complications of Minimal Access-Surgery.pdf
PDF
BP 505 T. PHARMACEUTICAL JURISPRUDENCE (UNIT 2).pdf
PDF
advance database management system book.pdf
PDF
Environmental Education MCQ BD2EE - Share Source.pdf
PPTX
Unit 4 Computer Architecture Multicore Processor.pptx
PDF
FOISHS ANNUAL IMPLEMENTATION PLAN 2025.pdf
PPTX
ELIAS-SEZIURE AND EPilepsy semmioan session.pptx
PDF
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 2).pdf
PDF
HVAC Specification 2024 according to central public works department
PDF
semiconductor packaging in vlsi design fab
PPTX
A powerpoint presentation on the Revised K-10 Science Shaping Paper
PDF
Journal of Dental Science - UDMY (2021).pdf
Paper A Mock Exam 9_ Attempt review.pdf.
LIFE & LIVING TRILOGY- PART (1) WHO ARE WE.pdf
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
MBA _Common_ 2nd year Syllabus _2021-22_.pdf
BP 505 T. PHARMACEUTICAL JURISPRUDENCE (UNIT 1).pdf
Share_Module_2_Power_conflict_and_negotiation.pptx
1.3 FINAL REVISED K-10 PE and Health CG 2023 Grades 4-10 (1).pdf
ChatGPT for Dummies - Pam Baker Ccesa007.pdf
Complications of Minimal Access-Surgery.pdf
BP 505 T. PHARMACEUTICAL JURISPRUDENCE (UNIT 2).pdf
advance database management system book.pdf
Environmental Education MCQ BD2EE - Share Source.pdf
Unit 4 Computer Architecture Multicore Processor.pptx
FOISHS ANNUAL IMPLEMENTATION PLAN 2025.pdf
ELIAS-SEZIURE AND EPilepsy semmioan session.pptx
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 2).pdf
HVAC Specification 2024 according to central public works department
semiconductor packaging in vlsi design fab
A powerpoint presentation on the Revised K-10 Science Shaping Paper
Journal of Dental Science - UDMY (2021).pdf

Hardware I/O organization

  • 3. What is Hardware?  The physical components of computers.  We can touch and see the hardware.  Monitor,Mouse,Keyboard,ha rd drive etc are the hardware devices.
  • 4.  Stands for Input/output devices Input: The instruction given to the computer. A hardware component is used to enter data in computer such as keyboard etc Output: A hardware component used to display information to the user such as printer etc
  • 5. It is used by simplest Computers. Can process one instruction at a time. all units are connected in the same bus. Only two devices can communicate with each other at one time. Protocol is required to control the communication. Time is broken in to clock cycle. A special device decides which device will communicate in the next class called Bus Arbitor.
  • 8. Parallelism • multiple communications are possible at the same time with multiple buses. • For example CPU can communicate with port or disk wants to communicate with memory on another bus.
  • 9. Peripheral Component Interconnect bus is used to connect devices Special memory bus is used for optimized communication between CPU & memory. Industry Standard Architecture bus is connected to PCI to provide backward capability for older ISA devices.
  • 10. In the simple I/O Control Model, CPU communicates with I/O devices Directly. CPU controls all details of device operation. This communication used in specialized, Microprocessor-controlled, embedded system. In pc model, CPU communicates with a device controller. Each I/O controller is designed to handle a particular kind of device.
  • 11. I/O channel I/O control unit Programs loaded in memory or channels memory Execute channel programs
  • 12. Ports and Memory-Mapped I/O 1)Port I/O 2)memory-mapped I/O Port I/O  Limited numbers of instructions provide I/O capability in it.  One instruction operands is an I/O port number. Memory Mapped I/O  Any instruction that access memory can access an I/O module.  A part of memory Space is allocated to I/O modules.
  • 13. Module Registers  Different modules have different types of numbers and registers.  A simple module for input device may have only two registers ,one for data and one for control information.  The data register stores the value.  Control registers contains bits to command module.
  • 14. It is a protocol for communication between I/O modules and CPU. CPU issues a signal to I/O module to start I/O operation. It is inefficient because processes can make no headway while CPU waits for the completion of I/O operation.
  • 15. CPU continues to execute different processes in the system after starting operation in it. Polling is more efficient. CPU checks for the completion of I/O operation after brief intervals. The disadvantage is that the processes are interrupted when CPU checks for the completion of I/O operation.
  • 16. Interrupt I/O An interrupt can be sent to CPU when I/O operation is completed. In this way CPU, continues to executes until it gets interrupt from I/O module. It provides parallelism but adds complexity in the code.
  • 17. Direct Memory Access (DMA) • DMA is a technique that is used to send data directly from a device to the memory. • CPU is not involved in this transformation that results in speeding up the overall computer operation. • a specified portion of memory is designed for DMA. • DMA is required when a large amount of data is moved
  • 18. CPU DMA I/O Memory CPU issues a command to DMA module when it requires to read or write a block of data .It sends the following information to DMA module 1. Types of operation required such as read or write 2. The address I/O device involved 3. The starting location in memory to read from or write to. 4. The numbers of words to be written or read .
  • 19. Working • The CPU then continues with other work. • It has delegated I/O operation to the DMA module . • DMA module will then transfer the entire block of data one word at a time directly to or from memory without going through CPU. • DMA module sends an interrupt signal to CPU when the transfer is complete. • CPU is only involved at the beginning and at the end of data transfer. • DMA works while CPU is idle and is not using the system bus,. • It is called cycle stealing.