SlideShare a Scribd company logo
ECB2212-Digital Electronics
K-Map
Ms.K.Indra Gandhi
Asst Prof (Sr.Gr) /ECE
Karnaugh Maps (K-Maps)
• A visual way to simplify logic expressions
• It gives the most simplified form of the expression
Rules to obtain the most simplified expression
•Simplification of logic expression using Boolean algebra is awkward
because:
– it lacks specific rules to predict the most suitable next step in the simplification
process
– it is difficult to determine whether the simplest form has been achieved.
•A Karnaugh map is a graphical method used to obtained the most
simplified form of an expression in a standard form (Sum-of-Products or
Product-of-Sums).
•The simplest form of an expression is the one that has the minimum
number of terms with the least number of literals (variables) in each term.
•By simplifying an expression to the one that uses the minimum number of
terms, we ensure that the function will be implemented with the minimum
number of gates.
•By simplifying an expression to the one that uses the least number of
literals for each terms, we ensure that the function will be implemented
with gates that have the minimum number of inputs.
Three-Variable K-Maps
 
 C
B
(0,4)
f  
 B
A
(4,5)
f  
 B
(0,1,4,5)
f  
 A
(0,1,2,3)
f
BC
00
0
01
1
11 10
A
1 0 0 0
1 0 0 0
BC
00
0
01
1
11 10
A
0 0 0 0
1 1 0 0
BC
00
0
01
1
11 10
A
1 1 1 1
0 0 0 0
BC
00
0
01
1
11 10
A
1 1 0 0
1 1 0 0
 
 C
A
(0,4)
f  
 C
A
(4,6)
f  
 C
A
(0,2)
f  
 C
(0,2,4,6)
f
BC
00
0
01
1
11 10
A
0 1 1 0
0 0 0 0
BC
00
0
01
1
11 10
A
0 0 0 0
1 0 0 1
BC
00
0
01
1
11 10
A
1 0 0 1
1 0 0 1
BC
00
0
01
1
11 10
A
1 0 0 1
0 0 0 0
Three-Variable K-Map Examples
BC
00
0
01
1
11 10
A
BC
00
0
01
1
11 10
A
BC
00
0
01
1
11 10
A
BC
00
0
01
1
11 10
A
BC
00
0
01
1
11 10
A
BC
00
0
01
1
11 10
A
1
1 1 1
1
1
1 1
1 1 1
1 1
1
1
1 1
1 1
1 1
1
Four-Variable K-Maps
 


 D
C
B
(0,8)
f  


 D
C
B
(5,13)
f  


 D
B
A
(13,15)
f  


 D
B
A
(4,6)
f
 

 C
A
(2,3,6,7)
f  

 D
B
)
(4,6,12,14
f  

 C
B
)
(2,3,10,11
f  

 D
B
(0,2,8,10)
f
CD
00
00
01
01
11
11
10
10
AB
1 0 0 0
0 0 0 0
0 0 0 0
1 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 0 0
0 1 0 0
0 1 0 0
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 0 0
0 0 0 0
0 1 1 0
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 0 0
1 0 0 1
0 0 0 0
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 1 1
0 0 1 1
0 0 0 0
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 0 0
1 0 0 1
1 0 0 1
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 1 1
0 0 0 0
0 0 0 0
0 0 1 1
CD
00
00
01
01
11
11
10
10
AB
1 0 0 1
0 0 0 0
0 0 0 0
1 0 0 1
Four-Variable K-Maps
CD
00
00
01
01
11
11
10
10
AB
0 0 0 0
1 1 1 1
0 0 0 0
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 1 0
0 0 1 0
0 0 1 0
0 0 1 0
CD
00
00
01
01
11
11
10
10
AB
1 0 1 0
0 1 0 1
1 0 1 0
0 1 0 1
CD
00
00
01
01
11
11
10
10
AB
0 1 0 1
1 0 1 0
0 1 0 1
1 0 1 0
CD
00
00
01
01
11
11
10
10
AB
0 1 1 0
0 1 1 0
0 1 1 0
0 1 1 0
CD
00
00
01
01
11
11
10
10
AB
1 0 0 1
1 0 0 1
1 0 0 1
1 0 0 1
CD
00
00
01
01
11
11
10
10
AB
0 0 0 0
1 1 1 1
1 1 1 1
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
1 1 1 1
0 0 0 0
0 0 0 0
1 1 1 1
f (4,5,6,7) A B
  
 f (3,7,11,15) C D
  

f (0,3,5,6,9,10,12,15)
  f (1,2,4,7,8,11,13,14)
 
f A B C D
    f A B C D
   
f (1,3,5,7,9,11,13,15)
  f (0,2,4,6,8,10,12,14)
  f (4,5,6,7,12,13,14,15)
  f (0,1,2,3,8,9,10,11)
 
f D
 f D
 f B
 f B

Four-Variable K-Maps Examples
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
1
1
1
1
1
1
1
1
1
1
1
1 1 1
1
1 1 1
1
1
1
1
1
1
1
1 1 1 1
1 1
1 1
1
1
Four-Variable K-Maps Examples
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
Four-Variable K-Maps Examples
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
Design of combinational digital circuits
• Steps to design a combinational digital circuit:
– From the problem statement derive the truth table
– From the truth table derive the unsimplified logic expression
– Simplify the logic expression
– From the simplified expression draw the logic circuit
• Example: Design a 3-input (A,B,C) digital circuit that will give at its output (X) a logic
1 only if the binary number formed at the input has more ones than zeros.
BC
AB
AC
X +
+

A B C
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
X
0
0
0
1
0
1
1
1
Inputs Output
0
1
2
3
4
5
6
7
BC
00
0
01
1
11 10
A
0 0 1 0
0 1 1 1
A B C
X

 7)
6,
5,
(3,
X
Design of combinational digital circuits (Cont.)
• Example: Design a 4-input (A,B,C,D) digital circuit that will give at its output (X) a
logic 1 only if the binary number formed at the input is between 2 and 9 (including).
C
B
A
B
A
C
A
X +
+

A B C
X

 ,7,8,9)
(2,3,4,5,6
X
A B C
0
0
0
0
0
1
X
0
0
Inputs Output
0
1
D
0
0
0 0 0 1
2 1
0 0 1 1
3 1
0 1 0 1
4 0
0 1 1 1
5 0
0 1 0 1
6 1
0 1 1 1
7 1
1 0 0 1
8 0
1 0 1 1
9 0
1 0 0 0
10 1
1 0 1 0
11 1
1 1 0 0
12 0
1 1 1 0
13 0
1 1 0 0
14 1
1 1 1 0
15 1 D
CD
00
00
01
01
11
11
10
10
AB
0 0 1 1
1 1 1 1
0 0 0 0
1 1 0 0
X
Same
Design of combinational digital circuits (Example)
• Example: Design a 4-input (A,B,C,D) digital circuit that will give at its output (X) a
logic 1 only if there more ones than zeros in the binary number formed at the input.
A B C
A B C
0
0
0
0
0
1
Inputs
0
1
D
0
0
0 0 0
2 1
0 0 1
3 1
0 1 0
4 0
0 1 1
5 0
0 1 0
6 1
0 1 1
7 1
1 0 0
8 0
1 0 1
9 0
1 0 0
10 1
1 0 1
11 1
1 1 0
12 0
1 1 1
13 0
1 1 0
14 1
1 1 1
15 1 D
CD
00
00
01
01
11
11
10
10
AB
X X
Output
X =
X =

More Related Content

PPTX
K - Map
PPT
Kmaps0ooooooooooooooooooooooooo42015.ppt
PPT
kmaps1111110000000000000000000010101.ppt
PPT
PPTX
Lecture_39_K-Map for minimization of Boolean expressions .pptx
PDF
Module 2 logic gates
PPT
Chapter-3.ppt
PDF
Lecture08_Karnaug_hmaps_introduction.pdf
K - Map
Kmaps0ooooooooooooooooooooooooo42015.ppt
kmaps1111110000000000000000000010101.ppt
Lecture_39_K-Map for minimization of Boolean expressions .pptx
Module 2 logic gates
Chapter-3.ppt
Lecture08_Karnaug_hmaps_introduction.pdf

Similar to Kmaps.ppt (20)

PPTX
Document from Omkar 🍃.pptx
PPT
simplification of boolean algebra
PPTX
Engineering 2nd Digital design week 5.ppt
PPTX
kmap.pptx
PPTX
Presentech'10
PPTX
Presentech'10
PPTX
Digital electronics
PPT
Lecture 6
PPT
KARNAUGH MAP(K-MAP)
PPT
K Map Simplification
PPT
kmap
PDF
Karnaugh maps
PPT
Karnaugh maps
PDF
3,EEng k-map.pdf
PDF
k-map, k-map topic in digital electronicss.pdf
PPTX
K Maps.pptx
PDF
Kmap..(karnaugh map)
PDF
It’s similar to truth table; instead of being organized
PPT
10_K-Maps000000000000000000000000000.ppt
PPTX
CSE-205_ch-3.pptx
Document from Omkar 🍃.pptx
simplification of boolean algebra
Engineering 2nd Digital design week 5.ppt
kmap.pptx
Presentech'10
Presentech'10
Digital electronics
Lecture 6
KARNAUGH MAP(K-MAP)
K Map Simplification
kmap
Karnaugh maps
Karnaugh maps
3,EEng k-map.pdf
k-map, k-map topic in digital electronicss.pdf
K Maps.pptx
Kmap..(karnaugh map)
It’s similar to truth table; instead of being organized
10_K-Maps000000000000000000000000000.ppt
CSE-205_ch-3.pptx
Ad

Recently uploaded (20)

PPTX
Financial Rehabilitation and Insolvency Act
PDF
Kayla Coates Wins no-insurance case Against the Illinois Workers’ Benefit Fund
PPTX
2.....FORMULATION OF THE RESEARCH PROBLEM.pptx
PDF
A SEP and FRAND Overview 13 Aug 2024.pdf
PPTX
PART-3-FILIPINO-ADMINISTRATIVE-CULTURE.pptx
PPTX
prenuptial agreement ppt my by a phd scholar
PPTX
Peter Maatouk Is Redefining What It Means To Be A Local Lawyer Who Truly List...
PDF
OpenAi v. Open AI Summary Judgment Order
PPTX
BL 2 - Courts and Alternative Dispute Resolution.pptx
PPT
Gender sensitivity and fair language implementation
PPTX
Income under income Tax Act..pptx Introduction
PPTX
POSH Awareness and policy ppt with all design covering .
PPTX
BUSINESS LAW AND IT IN CONTRACT SIGNING AND MANAGEMENT
PPTX
Constitutional Law 2 Final Report.ppt bill of rights in under the constitution
PDF
SUMMARY CASES-42-47.pdf tax -1 257++/ hsknsnd
PPT
wipo: IP _smes_kul_06_www_6899913 (1).ppt
PPTX
PoSH act in a nutshell by Lovely Kumari .pptx
PPT
Understanding the Impact of the Cyber Act
PPTX
4-D...Preparation of Research Design.pptx
PDF
APPELLANT'S AMENDED BRIEF – DPW ENTERPRISES LLC & MOUNTAIN PRIME 2018 LLC v. ...
Financial Rehabilitation and Insolvency Act
Kayla Coates Wins no-insurance case Against the Illinois Workers’ Benefit Fund
2.....FORMULATION OF THE RESEARCH PROBLEM.pptx
A SEP and FRAND Overview 13 Aug 2024.pdf
PART-3-FILIPINO-ADMINISTRATIVE-CULTURE.pptx
prenuptial agreement ppt my by a phd scholar
Peter Maatouk Is Redefining What It Means To Be A Local Lawyer Who Truly List...
OpenAi v. Open AI Summary Judgment Order
BL 2 - Courts and Alternative Dispute Resolution.pptx
Gender sensitivity and fair language implementation
Income under income Tax Act..pptx Introduction
POSH Awareness and policy ppt with all design covering .
BUSINESS LAW AND IT IN CONTRACT SIGNING AND MANAGEMENT
Constitutional Law 2 Final Report.ppt bill of rights in under the constitution
SUMMARY CASES-42-47.pdf tax -1 257++/ hsknsnd
wipo: IP _smes_kul_06_www_6899913 (1).ppt
PoSH act in a nutshell by Lovely Kumari .pptx
Understanding the Impact of the Cyber Act
4-D...Preparation of Research Design.pptx
APPELLANT'S AMENDED BRIEF – DPW ENTERPRISES LLC & MOUNTAIN PRIME 2018 LLC v. ...
Ad

Kmaps.ppt

  • 2. Karnaugh Maps (K-Maps) • A visual way to simplify logic expressions • It gives the most simplified form of the expression
  • 3. Rules to obtain the most simplified expression •Simplification of logic expression using Boolean algebra is awkward because: – it lacks specific rules to predict the most suitable next step in the simplification process – it is difficult to determine whether the simplest form has been achieved. •A Karnaugh map is a graphical method used to obtained the most simplified form of an expression in a standard form (Sum-of-Products or Product-of-Sums). •The simplest form of an expression is the one that has the minimum number of terms with the least number of literals (variables) in each term. •By simplifying an expression to the one that uses the minimum number of terms, we ensure that the function will be implemented with the minimum number of gates. •By simplifying an expression to the one that uses the least number of literals for each terms, we ensure that the function will be implemented with gates that have the minimum number of inputs.
  • 4. Three-Variable K-Maps    C B (0,4) f    B A (4,5) f    B (0,1,4,5) f    A (0,1,2,3) f BC 00 0 01 1 11 10 A 1 0 0 0 1 0 0 0 BC 00 0 01 1 11 10 A 0 0 0 0 1 1 0 0 BC 00 0 01 1 11 10 A 1 1 1 1 0 0 0 0 BC 00 0 01 1 11 10 A 1 1 0 0 1 1 0 0    C A (0,4) f    C A (4,6) f    C A (0,2) f    C (0,2,4,6) f BC 00 0 01 1 11 10 A 0 1 1 0 0 0 0 0 BC 00 0 01 1 11 10 A 0 0 0 0 1 0 0 1 BC 00 0 01 1 11 10 A 1 0 0 1 1 0 0 1 BC 00 0 01 1 11 10 A 1 0 0 1 0 0 0 0
  • 5. Three-Variable K-Map Examples BC 00 0 01 1 11 10 A BC 00 0 01 1 11 10 A BC 00 0 01 1 11 10 A BC 00 0 01 1 11 10 A BC 00 0 01 1 11 10 A BC 00 0 01 1 11 10 A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
  • 6. Four-Variable K-Maps      D C B (0,8) f      D C B (5,13) f      D B A (13,15) f      D B A (4,6) f     C A (2,3,6,7) f     D B ) (4,6,12,14 f     C B ) (2,3,10,11 f     D B (0,2,8,10) f CD 00 00 01 01 11 11 10 10 AB 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 0 0 1 0 0 1 1 0 0 1 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 1 CD 00 00 01 01 11 11 10 10 AB 1 0 0 1 0 0 0 0 0 0 0 0 1 0 0 1
  • 7. Four-Variable K-Maps CD 00 00 01 01 11 11 10 10 AB 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 CD 00 00 01 01 11 11 10 10 AB 1 0 1 0 0 1 0 1 1 0 1 0 0 1 0 1 CD 00 00 01 01 11 11 10 10 AB 0 1 0 1 1 0 1 0 0 1 0 1 1 0 1 0 CD 00 00 01 01 11 11 10 10 AB 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 CD 00 00 01 01 11 11 10 10 AB 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 CD 00 00 01 01 11 11 10 10 AB 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 f (4,5,6,7) A B     f (3,7,11,15) C D     f (0,3,5,6,9,10,12,15)   f (1,2,4,7,8,11,13,14)   f A B C D     f A B C D     f (1,3,5,7,9,11,13,15)   f (0,2,4,6,8,10,12,14)   f (4,5,6,7,12,13,14,15)   f (0,1,2,3,8,9,10,11)   f D  f D  f B  f B 
  • 11. Design of combinational digital circuits • Steps to design a combinational digital circuit: – From the problem statement derive the truth table – From the truth table derive the unsimplified logic expression – Simplify the logic expression – From the simplified expression draw the logic circuit • Example: Design a 3-input (A,B,C) digital circuit that will give at its output (X) a logic 1 only if the binary number formed at the input has more ones than zeros. BC AB AC X + +  A B C 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 X 0 0 0 1 0 1 1 1 Inputs Output 0 1 2 3 4 5 6 7 BC 00 0 01 1 11 10 A 0 0 1 0 0 1 1 1 A B C X   7) 6, 5, (3, X
  • 12. Design of combinational digital circuits (Cont.) • Example: Design a 4-input (A,B,C,D) digital circuit that will give at its output (X) a logic 1 only if the binary number formed at the input is between 2 and 9 (including). C B A B A C A X + +  A B C X   ,7,8,9) (2,3,4,5,6 X A B C 0 0 0 0 0 1 X 0 0 Inputs Output 0 1 D 0 0 0 0 0 1 2 1 0 0 1 1 3 1 0 1 0 1 4 0 0 1 1 1 5 0 0 1 0 1 6 1 0 1 1 1 7 1 1 0 0 1 8 0 1 0 1 1 9 0 1 0 0 0 10 1 1 0 1 0 11 1 1 1 0 0 12 0 1 1 1 0 13 0 1 1 0 0 14 1 1 1 1 0 15 1 D CD 00 00 01 01 11 11 10 10 AB 0 0 1 1 1 1 1 1 0 0 0 0 1 1 0 0 X Same
  • 13. Design of combinational digital circuits (Example) • Example: Design a 4-input (A,B,C,D) digital circuit that will give at its output (X) a logic 1 only if there more ones than zeros in the binary number formed at the input. A B C A B C 0 0 0 0 0 1 Inputs 0 1 D 0 0 0 0 0 2 1 0 0 1 3 1 0 1 0 4 0 0 1 1 5 0 0 1 0 6 1 0 1 1 7 1 1 0 0 8 0 1 0 1 9 0 1 0 0 10 1 1 0 1 11 1 1 1 0 12 0 1 1 1 13 0 1 1 0 14 1 1 1 1 15 1 D CD 00 00 01 01 11 11 10 10 AB X X Output X = X =