OPERATION OF
8255A
PROGRAMMABLE PERIPHERAL INTERFACE

BY : ANUJ YADAV
14606, ECS
anuj_yadav

1
MODES
There are two basic modes of operation of 8255A.
• I/O mode – In this mode, the 8255A ports work as
programmable I/O ports.
• Bit Set-Reset mode – In this mode, only port C (PC0 – PC7) can
be used to set or reset its individual port bits.

anuj_yadav

2
Bit

Operation

D7

1 for I/O Mode | 0 for BSR Mode

D6, D5, D4

These are Undefined or Don’t Care

D3, D2, D1

These are Bit select flags
000-111 => for bits PC0 – PC7

D0

1 for set | 0 for Reset

• I/O Mode Control Word Register Format – The I/O modes can
be programmed using control word register by putting D7 at
logic 1. Format is shown below:
D7

D6

D5

D4

D3

D2

D1

D0

1

X

X

X

B2

B1

B0

S/R

• Bit Set-Reset Mode – In this mode any of the 8-bits of port C
can be set or reset depending on D0 of the control word. The
bit to be set or reset is selected by bit select flags D3, D2 and
D1 of CWR. Format is shown below:
D7

D6

D5

D4

D3

D2

D1

D0

0

X

X

X

B2

B1

B0

S/R

anuj_yadav

3
HANDSHAKING Signals
• Dedicated lines used to coordinate data transfer.
• Used to signal ready/not ready, or to acknowledge or request.
NEED:
• The MPU and peripherals operate at different speeds, the
MPU being faster than the peripherals.
• To avoid overlapping of data during data input or data output,
handshake signals are used between MPU & the peripherals.

anuj_yadav

4
I/O Operating Modes
• Under the I/O mode of operation, further there are three
modes of operation of 8255A.
 Mode 0 – Basic Input/output
 Mode 1 – Strobed Input/output
 Mode 2 – Bi-directional Bus
• All these modes can be selected by programming register
internal to 8255A known Control Word Register(CWR).
• This very register with different format can also be used for
Bit Set-Reset(BSR) mode of Operation.

anuj_yadav

5
Mode 0 (BASIC I/O)
• Provides simple input and output capabilities using each of
the three ports.
• Data can be simply read from and written to the input and
output ports respectively, after appropriate initialization.
• No Handshaking is required.
PA
8255A

PA6-PA7

PA

PCU

PC4-PC7

PCU

PCL

PC0-PC3

PB

PB0-PB7

8255A

PA

PC

PCL
PB

PB0-PB7

Signals in MODE 0
anuj_yadav

6
•
•
•
•
•

Features of mode 0:
Two 8-bits and two 4-bits ports.
Output ports are latched.
Input ports are buffered, not latched.
Any port can be input or output.
With 4 ports, 16 different combinations of I/O are possible.

anuj_yadav

7
Mode 1 (STROBE I/O)
• This functional configuration provides a means for
transferring I/O data to or from a specified port in conjunction
with strobes or “handshaking” signals.
• In mode 1, Port A and Port B use the lines on Port C to
generate or accept these “handshaking” signals.
PC4
PC5
PC3
8255A

I/P

PC2
PC1
PC0
PC6,7

PA[0:7]
STB(A)[AL]
IBF(A)
INTR(A)
PB[0:7]
STB(B)[AL]
IBF(B)
INTR(B)
O/P

PC7
PC6
PC3
8255A

anuj_yadav

PC2
PC1
PC0
PC4,5

PA[0:7]
OBF(A)[AL]
ACK(A)[AL]
INTR(A)
PB[0:7]
OBF(B)[AL]
ACK(B)[AL]
INTR(B)
8
•
•
•
•

Features of mode 1:
Two Groups (Group A and Group B).
Each group contains one 8-bit data port and one 4-bit
control/data port.
The 8-bit data port can be either input or output. Both inputs
and outputs are latched.
The 4-bit port is used for control and status of the 8-bit data
port. PC0 – PC2 for Port B and PC3 – PC5 for Port A.

anuj_yadav

9
Mode 2

(STROBE BIDIRECTIONAL BUS I/O)
• This functional configuration provides a means for
communicating with a peripheral device or structure on a
single 8-bit bus for both transmitting and receiving data
(bidirectional bus I/O).
• “Handshaking” signals are provided to maintain proper bus
flow discipline in a similar manner to MODE 1.
• Interrupt generation and enable/disable functions are also
available.
PA[0:7]

8255A

PC7
STB(A)[AL]
PC6
IBF(A)
INTR(A)
PC4
PC5
INTR(A)
PC3
INTR(A)
PC2
PC1
PC0
anuj_yadav
PB[0:7]

10
• Features of mode 1:
• Used in Group A only.
• One 8-bit, bi-directional bus port (Port A) and a 5-bit control
port (Port C).
• Three I/O lines available at port C.
• Both inputs and outputs are latched.
• The 5-bit control port (Port C) is used for control and status for
the 8-bit, bi-directional bus port (Port A).

anuj_yadav

11
THANK YOU

anuj_yadav

12

More Related Content

PPTX
dual-port RAM (DPRAM)
PPTX
8251 USART
PPTX
8255 PPI
PDF
Unit 2 mpmc
PPTX
8251 USART
PPTX
Minimum mode and Maximum mode Configuration in 8086
PPTX
8257 DMA Controller
PPT
8051 Addressing Modes
dual-port RAM (DPRAM)
8251 USART
8255 PPI
Unit 2 mpmc
8251 USART
Minimum mode and Maximum mode Configuration in 8086
8257 DMA Controller
8051 Addressing Modes

What's hot (20)

PPTX
Metastability,MTBF,synchronizer & synchronizer failure
PPT
8237 / 8257 DMA
PPTX
I2C introduction
PPTX
UART(universal asynchronous receiver transmitter ) PPT
PPT
Time Division Multiplexing
PPTX
Addressing modes of 8086
PPTX
Architecture and pin diagram of 8085
PPTX
AXI Protocol.pptx
PDF
PPTX
Multiplexer and demultiplexer applications.ppsx 3
DOCX
Intellectual property in vlsi
PDF
Serial Communication Interfaces
PPTX
Interrupts of 8086
PDF
Synchronous and asynchronous clock
PDF
Unit 5
PPTX
8051 Microcontroller
PPTX
PDF
Keypad Interfacing with 8051 Microcontroller
PPT
8051 block diagram
PPTX
Interrupts on 8086 microprocessor by vijay kumar.k
Metastability,MTBF,synchronizer & synchronizer failure
8237 / 8257 DMA
I2C introduction
UART(universal asynchronous receiver transmitter ) PPT
Time Division Multiplexing
Addressing modes of 8086
Architecture and pin diagram of 8085
AXI Protocol.pptx
Multiplexer and demultiplexer applications.ppsx 3
Intellectual property in vlsi
Serial Communication Interfaces
Interrupts of 8086
Synchronous and asynchronous clock
Unit 5
8051 Microcontroller
Keypad Interfacing with 8051 Microcontroller
8051 block diagram
Interrupts on 8086 microprocessor by vijay kumar.k
Ad

Viewers also liked (20)

PPT
Interfacing 8255
PPTX
Interfacing of 8255 IC By Er. Swapnil Kaware.
PPTX
8255 Programmable parallel I/O
PPT
8255_utkarsh_kulshrestha
PPTX
8254 Programmable Interval Timer by vijay
PPTX
8259 Programmable Interrupt Controller by vijay
PDF
8085 instruction set and addressing modes
PPT
1204 Ppi 8255
DOCX
Basics of peripheral devices and Working
PPTX
Microcontroller 8051 and its interfacing
DOC
8051 Microcontroller Notes
PDF
8085 microprocessor 8155, 8255
PPTX
PPTX
8155 Basic Concepts
PPT
Programmable Timer 8253/8254
PDF
Microprocess Microconroller mcq 1000+
PPT
1203 Ppi 8155
PPTX
PPTX
8237 dma controller
Interfacing 8255
Interfacing of 8255 IC By Er. Swapnil Kaware.
8255 Programmable parallel I/O
8255_utkarsh_kulshrestha
8254 Programmable Interval Timer by vijay
8259 Programmable Interrupt Controller by vijay
8085 instruction set and addressing modes
1204 Ppi 8255
Basics of peripheral devices and Working
Microcontroller 8051 and its interfacing
8051 Microcontroller Notes
8085 microprocessor 8155, 8255
8155 Basic Concepts
Programmable Timer 8253/8254
Microprocess Microconroller mcq 1000+
1203 Ppi 8155
8237 dma controller
Ad

Similar to Operation of 8255A (20)

PPT
8255 presentaion.ppt
PPT
PPTX
8255 ppi students material for ppi mpmc study
PDF
unit-3-8255.pdf
PPTX
8255_Ppi new
PPTX
Unit-3 IO Interfacing-1.pptximportant questions to be noted
PPT
Programmableperipheralinterface 8255 ppt
PPT
Lecture_8255_MODIfggggggggggggFIED_BY_ME_24-11-2020.ppt
PPT
8255 class
PPTX
UNIT 3 Peripheral Interfacing.pptx
PPTX
8255 ppi.pptx
PPT
8255 ppi
PPTX
Mod-2 M&M.pptx
PDF
Unit 5 assembly language programming
PPT
8255 Introduction
PPTX
UNIT- 3.pptx
PPT
KTU_8255_Programmable Peripheral Interface
PDF
8255 & IO Interfacing.pdf
PPTX
PPTX
25. 8255 programmable peripheral interface
8255 presentaion.ppt
8255 ppi students material for ppi mpmc study
unit-3-8255.pdf
8255_Ppi new
Unit-3 IO Interfacing-1.pptximportant questions to be noted
Programmableperipheralinterface 8255 ppt
Lecture_8255_MODIfggggggggggggFIED_BY_ME_24-11-2020.ppt
8255 class
UNIT 3 Peripheral Interfacing.pptx
8255 ppi.pptx
8255 ppi
Mod-2 M&M.pptx
Unit 5 assembly language programming
8255 Introduction
UNIT- 3.pptx
KTU_8255_Programmable Peripheral Interface
8255 & IO Interfacing.pdf
25. 8255 programmable peripheral interface

Recently uploaded (20)

PDF
Empowerment Technology for Senior High School Guide
PDF
1.3 FINAL REVISED K-10 PE and Health CG 2023 Grades 4-10 (1).pdf
PDF
ChatGPT for Dummies - Pam Baker Ccesa007.pdf
PPTX
Onco Emergencies - Spinal cord compression Superior vena cava syndrome Febr...
PPTX
TNA_Presentation-1-Final(SAVE)) (1).pptx
PPTX
CHAPTER IV. MAN AND BIOSPHERE AND ITS TOTALITY.pptx
PDF
medical_surgical_nursing_10th_edition_ignatavicius_TEST_BANK_pdf.pdf
PPTX
Introduction to pro and eukaryotes and differences.pptx
PDF
International_Financial_Reporting_Standa.pdf
DOC
Soft-furnishing-By-Architect-A.F.M.Mohiuddin-Akhand.doc
PDF
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 1)
PPTX
B.Sc. DS Unit 2 Software Engineering.pptx
PDF
advance database management system book.pdf
PPTX
A powerpoint presentation on the Revised K-10 Science Shaping Paper
PDF
MBA _Common_ 2nd year Syllabus _2021-22_.pdf
PDF
Chinmaya Tiranga quiz Grand Finale.pdf
PDF
CISA (Certified Information Systems Auditor) Domain-Wise Summary.pdf
DOCX
Cambridge-Practice-Tests-for-IELTS-12.docx
PPTX
202450812 BayCHI UCSC-SV 20250812 v17.pptx
PPTX
Chinmaya Tiranga Azadi Quiz (Class 7-8 )
Empowerment Technology for Senior High School Guide
1.3 FINAL REVISED K-10 PE and Health CG 2023 Grades 4-10 (1).pdf
ChatGPT for Dummies - Pam Baker Ccesa007.pdf
Onco Emergencies - Spinal cord compression Superior vena cava syndrome Febr...
TNA_Presentation-1-Final(SAVE)) (1).pptx
CHAPTER IV. MAN AND BIOSPHERE AND ITS TOTALITY.pptx
medical_surgical_nursing_10th_edition_ignatavicius_TEST_BANK_pdf.pdf
Introduction to pro and eukaryotes and differences.pptx
International_Financial_Reporting_Standa.pdf
Soft-furnishing-By-Architect-A.F.M.Mohiuddin-Akhand.doc
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 1)
B.Sc. DS Unit 2 Software Engineering.pptx
advance database management system book.pdf
A powerpoint presentation on the Revised K-10 Science Shaping Paper
MBA _Common_ 2nd year Syllabus _2021-22_.pdf
Chinmaya Tiranga quiz Grand Finale.pdf
CISA (Certified Information Systems Auditor) Domain-Wise Summary.pdf
Cambridge-Practice-Tests-for-IELTS-12.docx
202450812 BayCHI UCSC-SV 20250812 v17.pptx
Chinmaya Tiranga Azadi Quiz (Class 7-8 )

Operation of 8255A

  • 1. OPERATION OF 8255A PROGRAMMABLE PERIPHERAL INTERFACE BY : ANUJ YADAV 14606, ECS anuj_yadav 1
  • 2. MODES There are two basic modes of operation of 8255A. • I/O mode – In this mode, the 8255A ports work as programmable I/O ports. • Bit Set-Reset mode – In this mode, only port C (PC0 – PC7) can be used to set or reset its individual port bits. anuj_yadav 2
  • 3. Bit Operation D7 1 for I/O Mode | 0 for BSR Mode D6, D5, D4 These are Undefined or Don’t Care D3, D2, D1 These are Bit select flags 000-111 => for bits PC0 – PC7 D0 1 for set | 0 for Reset • I/O Mode Control Word Register Format – The I/O modes can be programmed using control word register by putting D7 at logic 1. Format is shown below: D7 D6 D5 D4 D3 D2 D1 D0 1 X X X B2 B1 B0 S/R • Bit Set-Reset Mode – In this mode any of the 8-bits of port C can be set or reset depending on D0 of the control word. The bit to be set or reset is selected by bit select flags D3, D2 and D1 of CWR. Format is shown below: D7 D6 D5 D4 D3 D2 D1 D0 0 X X X B2 B1 B0 S/R anuj_yadav 3
  • 4. HANDSHAKING Signals • Dedicated lines used to coordinate data transfer. • Used to signal ready/not ready, or to acknowledge or request. NEED: • The MPU and peripherals operate at different speeds, the MPU being faster than the peripherals. • To avoid overlapping of data during data input or data output, handshake signals are used between MPU & the peripherals. anuj_yadav 4
  • 5. I/O Operating Modes • Under the I/O mode of operation, further there are three modes of operation of 8255A.  Mode 0 – Basic Input/output  Mode 1 – Strobed Input/output  Mode 2 – Bi-directional Bus • All these modes can be selected by programming register internal to 8255A known Control Word Register(CWR). • This very register with different format can also be used for Bit Set-Reset(BSR) mode of Operation. anuj_yadav 5
  • 6. Mode 0 (BASIC I/O) • Provides simple input and output capabilities using each of the three ports. • Data can be simply read from and written to the input and output ports respectively, after appropriate initialization. • No Handshaking is required. PA 8255A PA6-PA7 PA PCU PC4-PC7 PCU PCL PC0-PC3 PB PB0-PB7 8255A PA PC PCL PB PB0-PB7 Signals in MODE 0 anuj_yadav 6
  • 7. • • • • • Features of mode 0: Two 8-bits and two 4-bits ports. Output ports are latched. Input ports are buffered, not latched. Any port can be input or output. With 4 ports, 16 different combinations of I/O are possible. anuj_yadav 7
  • 8. Mode 1 (STROBE I/O) • This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or “handshaking” signals. • In mode 1, Port A and Port B use the lines on Port C to generate or accept these “handshaking” signals. PC4 PC5 PC3 8255A I/P PC2 PC1 PC0 PC6,7 PA[0:7] STB(A)[AL] IBF(A) INTR(A) PB[0:7] STB(B)[AL] IBF(B) INTR(B) O/P PC7 PC6 PC3 8255A anuj_yadav PC2 PC1 PC0 PC4,5 PA[0:7] OBF(A)[AL] ACK(A)[AL] INTR(A) PB[0:7] OBF(B)[AL] ACK(B)[AL] INTR(B) 8
  • 9. • • • • Features of mode 1: Two Groups (Group A and Group B). Each group contains one 8-bit data port and one 4-bit control/data port. The 8-bit data port can be either input or output. Both inputs and outputs are latched. The 4-bit port is used for control and status of the 8-bit data port. PC0 – PC2 for Port B and PC3 – PC5 for Port A. anuj_yadav 9
  • 10. Mode 2 (STROBE BIDIRECTIONAL BUS I/O) • This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). • “Handshaking” signals are provided to maintain proper bus flow discipline in a similar manner to MODE 1. • Interrupt generation and enable/disable functions are also available. PA[0:7] 8255A PC7 STB(A)[AL] PC6 IBF(A) INTR(A) PC4 PC5 INTR(A) PC3 INTR(A) PC2 PC1 PC0 anuj_yadav PB[0:7] 10
  • 11. • Features of mode 1: • Used in Group A only. • One 8-bit, bi-directional bus port (Port A) and a 5-bit control port (Port C). • Three I/O lines available at port C. • Both inputs and outputs are latched. • The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A). anuj_yadav 11