SlideShare a Scribd company logo
 Essentially, they are combinational circuits with added
memory elements to store previous states and
feedback.
 The output at any given time depends on the
external inputs as well as some stored information
determined by the previous inputs.
 Memory devices in a sequential circuit that are
capable of storing binary information are called
bistables or flip-flops.
1
1. SYNCHRONOUS Sequential Circuits
 These are systems whose behavior can be defined from the
knowledge of its signals at discrete instances of time.
 Clocked sequential circuits, which change state at the clock
pulse transition (therefore, a presence of master-clock
generator).
2. ASYNCHRONOUS Sequential Circuits
 They depend upon the order in which its input signal changes
and can be affected at any time.
 They are faster but are more complicated and are prone to
malfunction.
2
 a type of memory storage
device that has two stable
states (bistable) and is
normally placed in a
category separate from
that of flip-flops.
 Latches are basically
similar to flip -flops, the
main difference between
them is in the method
used for changing their
state.
 A latch can be
implemented using 2 NOR
gates or 2 NAND gates. 3
4
 It is a memory element or a binary cell which can store 1 bit
of information indefinitely (as long as power is delivered to
the circuit) until directed by an input signal to switch states.
 It has normally 2 outputs: Q - normal/true output and Q’ -
complementary output. That is why, a flip-flop is also called
a bistable.
FOUR FLIP-FLOP FUNCTIONS
1. Reset
2. Set
3. Toggle
4. No change
FOUR TYPES OF FLIP-FLOPS
(A) S-R (Set-Reset) Flip-Flop
(B) D (Data or gated D-latch) Flip-Flop
(C) J-K Flip-Flop
(D) T (Toggle) Flip-Flop 5
6
Flip-flop is sensitive to pulse transition rather than pulse
duration.
a) Positive-Edge Triggering – would accept input at
positive-going edge.
b) Negative-Edge Triggering – would accept input at
negative-going edge.
 The S-R latch can be modified into an S-R flip-
flop by providing an additional control input
that determines when the state of the circuit
is to be changed. Usually, this additional
control is in the form of a clock pulse (CP).
7
 One way to eliminate the undesirable
condition of the indeterminate state in the
S-R flip-flop is to ensure that inputs S and
R are never equal to 1 at the same time.
This is done in the D flip-flop. The D flip-flop
receives the designation from its ability to
hold data into its internal storage.
8
 A J-K flip-flop is a refinement of the S-R
flip-flop in that the indeterminate state of
the S-R flip-flop is defined in the J-K flip-
flop. Inputs J and K behave like S and R,
to set and reset the flip-flop, respectively.
 J  S (set) and K  R (reset).
9
 The T flip-flop is a single -input
version of the J-K flip-flop. The
designation T comes from the
ability of the flip-flop to “toggle”
or complement its state.
10
Example 1. Given the waveforms for the D
input and the clock, determine the Q output
waveform in the flip-flop starts out RESET.
Assume that the positive edge-triggered flip-
flop is given.
11
Example 2. The waveforms are applied to the
J, K and clock inputs as indicated.
Determine the Q output, assuming that the
negative edge-triggered flip-flop is initially
RESET.
12
Example 3. The waveforms shown below are to
be applied to two different FFs:
(a) positive edge triggered T FF
(b) negative edge triggered T FF
Assume that initial value of Q = 0, show the output
waveform Q of the two FFs.
13
14
[1] Thomas, Floyd L., Digital Fundamentals, 4th
Edition,
Macmillan Publishing Company, New York, 1990
[2] Mano, M. and Kime, C., Logic and Computer Design
Fundamentals, 2nd
Edition, Prentice Hall Int’l., N.J., 2001
[3] Mano, M., Digital Design, 2nd
Edition, Prentice Hall,
N.J, 1991
[4] Tocci, R. and Widmer, N., Digital Systems: Principles
and Applications, 8th
Edition, Prentice Hall Inc., N.J.,
2001
[5] Swidlec Lecture Notes by Edzel Lapira, DLSU
SWIDLEC LECTURE NOTES

More Related Content

PPSX
Sequential circuits
PDF
Flip Flops DLD
PPTX
Sequential circuits
DOCX
JK FLIPFLOP WITH TOGGLE
PPTX
Flip Flop | Counters & Registers | Computer Fundamental and Organization
DOCX
All flipflop
PPTX
Latches and flip flops
PPT
Computer Oragnization Flipflops
Sequential circuits
Flip Flops DLD
Sequential circuits
JK FLIPFLOP WITH TOGGLE
Flip Flop | Counters & Registers | Computer Fundamental and Organization
All flipflop
Latches and flip flops
Computer Oragnization Flipflops

What's hot (20)

PPTX
J - K & MASTERSLAVE FLIPFLOPS
PPT
Unit 4 clocked_flip_flops
PPTX
What are Flip Flops and Its types.
PPT
Ds flip flop
PPTX
Chapter 6: Sequential Logic
PPTX
flip flops
PPTX
Types of flip flops ppt
PPTX
Lecture 5 Synchronous Sequential Logic
PPT
Lect19 Engin112
PPTX
Flip flops, counters & registers
PPT
14827 unit 4_clocked_flip_flops
PPTX
PPT
B sc cs i bo-de u-iv sequential circuit
PPTX
Introduction to Sequential circuits and flip flops
PDF
Sequential circuits in digital logic design
PDF
flip flop Presentation
PPTX
MASTER SLAVE JK FLIP FLOP & T FLIP FLOP
PPTX
Jk flip flop
PPTX
Flip Flop & RS Latch
PDF
Chapter 4 flip flop for students
J - K & MASTERSLAVE FLIPFLOPS
Unit 4 clocked_flip_flops
What are Flip Flops and Its types.
Ds flip flop
Chapter 6: Sequential Logic
flip flops
Types of flip flops ppt
Lecture 5 Synchronous Sequential Logic
Lect19 Engin112
Flip flops, counters & registers
14827 unit 4_clocked_flip_flops
B sc cs i bo-de u-iv sequential circuit
Introduction to Sequential circuits and flip flops
Sequential circuits in digital logic design
flip flop Presentation
MASTER SLAVE JK FLIP FLOP & T FLIP FLOP
Jk flip flop
Flip Flop & RS Latch
Chapter 4 flip flop for students
Ad

Similar to sequential circuits (20)

PDF
Flipflop for Electronics and Communication Engineering students.pdf
PPTX
Flipflopsupdated explanation and applications.pptx
PPT
8.flip flops and registers
PPTX
9flipflopsupdated-191016140658.pptx
PPTX
Digital Fundamental Material for the student
PPTX
Sequentialcircuits
PPTX
DPCO UNIT 2.pptx
PPTX
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
PDF
DPCO UNIT 2.pdf
PPT
Flipflops and Excitation tables of flipflops
PPTX
Cse(b) g1 flipflop
PDF
498947837-chapter6.pdf sequential logic circuit latch flip flop
DOCX
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
PPTX
Digital logic Presentation flipflop and latches.pptx
PDF
Flip-flops, Shift Registers and Counters.pdf
PPTX
BEEE FLIP FLOP & REGISTERS
PPTX
7.SEQUENTIAL LOGIC Presentationwsss.pptx
PPTX
Flip flops
PPTX
Unit 4 sequential circuits
PPT
Flip Flops sequential circuit and types
Flipflop for Electronics and Communication Engineering students.pdf
Flipflopsupdated explanation and applications.pptx
8.flip flops and registers
9flipflopsupdated-191016140658.pptx
Digital Fundamental Material for the student
Sequentialcircuits
DPCO UNIT 2.pptx
SEQUENTIAL CIRCUITS -Module 5 (1).pptx
DPCO UNIT 2.pdf
Flipflops and Excitation tables of flipflops
Cse(b) g1 flipflop
498947837-chapter6.pdf sequential logic circuit latch flip flop
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
Digital logic Presentation flipflop and latches.pptx
Flip-flops, Shift Registers and Counters.pdf
BEEE FLIP FLOP & REGISTERS
7.SEQUENTIAL LOGIC Presentationwsss.pptx
Flip flops
Unit 4 sequential circuits
Flip Flops sequential circuit and types
Ad

Recently uploaded (20)

PDF
UNIT no 1 INTRODUCTION TO DBMS NOTES.pdf
PDF
null (2) bgfbg bfgb bfgb fbfg bfbgf b.pdf
PPTX
"Array and Linked List in Data Structures with Types, Operations, Implementat...
PPTX
CURRICULAM DESIGN engineering FOR CSE 2025.pptx
PDF
BIO-INSPIRED HORMONAL MODULATION AND ADAPTIVE ORCHESTRATION IN S-AI-GPT
PPTX
6ME3A-Unit-II-Sensors and Actuators_Handouts.pptx
PPTX
Sorting and Hashing in Data Structures with Algorithms, Techniques, Implement...
PDF
III.4.1.2_The_Space_Environment.p pdffdf
PDF
Exploratory_Data_Analysis_Fundamentals.pdf
PDF
Automation-in-Manufacturing-Chapter-Introduction.pdf
PPTX
communication and presentation skills 01
PDF
BIO-INSPIRED ARCHITECTURE FOR PARSIMONIOUS CONVERSATIONAL INTELLIGENCE : THE ...
PDF
Abrasive, erosive and cavitation wear.pdf
PPTX
Nature of X-rays, X- Ray Equipment, Fluoroscopy
PDF
Level 2 – IBM Data and AI Fundamentals (1)_v1.1.PDF
PDF
SMART SIGNAL TIMING FOR URBAN INTERSECTIONS USING REAL-TIME VEHICLE DETECTI...
PPT
Total quality management ppt for engineering students
PDF
Influence of Green Infrastructure on Residents’ Endorsement of the New Ecolog...
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PDF
distributed database system" (DDBS) is often used to refer to both the distri...
UNIT no 1 INTRODUCTION TO DBMS NOTES.pdf
null (2) bgfbg bfgb bfgb fbfg bfbgf b.pdf
"Array and Linked List in Data Structures with Types, Operations, Implementat...
CURRICULAM DESIGN engineering FOR CSE 2025.pptx
BIO-INSPIRED HORMONAL MODULATION AND ADAPTIVE ORCHESTRATION IN S-AI-GPT
6ME3A-Unit-II-Sensors and Actuators_Handouts.pptx
Sorting and Hashing in Data Structures with Algorithms, Techniques, Implement...
III.4.1.2_The_Space_Environment.p pdffdf
Exploratory_Data_Analysis_Fundamentals.pdf
Automation-in-Manufacturing-Chapter-Introduction.pdf
communication and presentation skills 01
BIO-INSPIRED ARCHITECTURE FOR PARSIMONIOUS CONVERSATIONAL INTELLIGENCE : THE ...
Abrasive, erosive and cavitation wear.pdf
Nature of X-rays, X- Ray Equipment, Fluoroscopy
Level 2 – IBM Data and AI Fundamentals (1)_v1.1.PDF
SMART SIGNAL TIMING FOR URBAN INTERSECTIONS USING REAL-TIME VEHICLE DETECTI...
Total quality management ppt for engineering students
Influence of Green Infrastructure on Residents’ Endorsement of the New Ecolog...
R24 SURVEYING LAB MANUAL for civil enggi
distributed database system" (DDBS) is often used to refer to both the distri...

sequential circuits

  • 1.  Essentially, they are combinational circuits with added memory elements to store previous states and feedback.  The output at any given time depends on the external inputs as well as some stored information determined by the previous inputs.  Memory devices in a sequential circuit that are capable of storing binary information are called bistables or flip-flops. 1
  • 2. 1. SYNCHRONOUS Sequential Circuits  These are systems whose behavior can be defined from the knowledge of its signals at discrete instances of time.  Clocked sequential circuits, which change state at the clock pulse transition (therefore, a presence of master-clock generator). 2. ASYNCHRONOUS Sequential Circuits  They depend upon the order in which its input signal changes and can be affected at any time.  They are faster but are more complicated and are prone to malfunction. 2
  • 3.  a type of memory storage device that has two stable states (bistable) and is normally placed in a category separate from that of flip-flops.  Latches are basically similar to flip -flops, the main difference between them is in the method used for changing their state.  A latch can be implemented using 2 NOR gates or 2 NAND gates. 3
  • 4. 4
  • 5.  It is a memory element or a binary cell which can store 1 bit of information indefinitely (as long as power is delivered to the circuit) until directed by an input signal to switch states.  It has normally 2 outputs: Q - normal/true output and Q’ - complementary output. That is why, a flip-flop is also called a bistable. FOUR FLIP-FLOP FUNCTIONS 1. Reset 2. Set 3. Toggle 4. No change FOUR TYPES OF FLIP-FLOPS (A) S-R (Set-Reset) Flip-Flop (B) D (Data or gated D-latch) Flip-Flop (C) J-K Flip-Flop (D) T (Toggle) Flip-Flop 5
  • 6. 6 Flip-flop is sensitive to pulse transition rather than pulse duration. a) Positive-Edge Triggering – would accept input at positive-going edge. b) Negative-Edge Triggering – would accept input at negative-going edge.
  • 7.  The S-R latch can be modified into an S-R flip- flop by providing an additional control input that determines when the state of the circuit is to be changed. Usually, this additional control is in the form of a clock pulse (CP). 7
  • 8.  One way to eliminate the undesirable condition of the indeterminate state in the S-R flip-flop is to ensure that inputs S and R are never equal to 1 at the same time. This is done in the D flip-flop. The D flip-flop receives the designation from its ability to hold data into its internal storage. 8
  • 9.  A J-K flip-flop is a refinement of the S-R flip-flop in that the indeterminate state of the S-R flip-flop is defined in the J-K flip- flop. Inputs J and K behave like S and R, to set and reset the flip-flop, respectively.  J  S (set) and K  R (reset). 9
  • 10.  The T flip-flop is a single -input version of the J-K flip-flop. The designation T comes from the ability of the flip-flop to “toggle” or complement its state. 10
  • 11. Example 1. Given the waveforms for the D input and the clock, determine the Q output waveform in the flip-flop starts out RESET. Assume that the positive edge-triggered flip- flop is given. 11
  • 12. Example 2. The waveforms are applied to the J, K and clock inputs as indicated. Determine the Q output, assuming that the negative edge-triggered flip-flop is initially RESET. 12
  • 13. Example 3. The waveforms shown below are to be applied to two different FFs: (a) positive edge triggered T FF (b) negative edge triggered T FF Assume that initial value of Q = 0, show the output waveform Q of the two FFs. 13
  • 14. 14 [1] Thomas, Floyd L., Digital Fundamentals, 4th Edition, Macmillan Publishing Company, New York, 1990 [2] Mano, M. and Kime, C., Logic and Computer Design Fundamentals, 2nd Edition, Prentice Hall Int’l., N.J., 2001 [3] Mano, M., Digital Design, 2nd Edition, Prentice Hall, N.J, 1991 [4] Tocci, R. and Widmer, N., Digital Systems: Principles and Applications, 8th Edition, Prentice Hall Inc., N.J., 2001 [5] Swidlec Lecture Notes by Edzel Lapira, DLSU SWIDLEC LECTURE NOTES