SlideShare a Scribd company logo
VI Chip BCM® Bus Converter Module




                                    1
VI Chip Bus Converter Module (BCM)
›   Isolated Sine Amplitude Converter (SAC) topology
›   Fixed, high frequency (>1 MHz)
›   Efficiency up to 96%
›   Fixed Ratio Converter (VOUT = VIN x K)
    – Commercial:
      › Input voltage (nom): 48 V, 270 V, 350 V, 380 V
      › Output voltage (nom): 2 – 48 V (range), 11 V, 12 V, 44 V, 48 V
      › Output power: 120 – 325 W                                        Full-chip: 1.28” x 0.87” x 0.265”
                                                                         Half-chip: 0.65” x 0.87” x 0.625”
    – MIL-COTS:
      › Input voltage: 240 – 330 V
      › Output voltage: 30 – 41.3 V (K = 1/8), 38.3 – 55 V (K = 1/6)
      › Output power: 235 W, 270 W
› Usage
    –   Stand alone Intermediate Bus Converter (IBC) for downstream point-of-load converters
    –   Voltage divider / current multiplier
    –   Safety isolation (4,242 V or 2,250 V) input-output
    –   Input capacitor multiplier

                                                                                                             2
Value Proposition: Power Density
› High power density enables:
 – More functions (Gbps, ports, flops, capacity) in the same space
 – A more powerful system without a larger power supply
 – A more powerful system without a heavier power supply

› VI Chip power density enables:
 – Systems that would be impossible with conventional approaches
 – Systems that would be too large, too heavy or not cost effective with a
    conventional approach

› VI Chips decrease power footprint by 40% today

› Power density increase of 25% every 2.5 years




                                                                             3
Value Proposition: Efficiency
› High efficiency enables:
 – Smaller, cooler, quieter systems
 – Energy cost savings for end user
 – High performance systems with minimal total cost of ownership

› VI Chip architectures reduce hidden power losses
 – A “whole system approach”, not just a focus on one conversion stage

› VI Chip technology continues to raise the efficiency standard
 – IBC has half the power loss compared to industry IBC average
 – Alternative solutions are at the technological limit with respect to
    efficiency improvements
 – New Vicor products cut losses by 20% every 2.5 years



                                                                          4
Value Proposition: Flexibility
                                 › Flexibility enables:
                                  – Re-use of power components
                                     in multiple products
                                  – Fewer SKUs, higher volume,
                                     lower cost
                                  – Fast time to market
                                  – Reduced development effort
                                 › VI Chip technology reduces the need
                                   for custom power systems
                                  – Power component paradigm
                                 › Expanding portfolio of products
                                   increases flexibility over time
                                  – More options, more configurability,
                                     less complexity, shorter design time


                                                                            5
VI Chip Technology
› Advanced engines
 – Enable high efficiency and superior power density
 – Maximize efficiency of power silicon
   › HV Adaptive Cell topologies cut VI requirements
   › LV Current Multipliers cut Vds requirements:
     –   Buck regulators operating from 12 V bus require 20 V rated MOSFET to supply 0.8 V
     –   VTM require 3 V rated MOSFET to supply 0.8 V

› Advanced architecture (FPA) minimizes power distribution loss
 – Dense, efficient energy storage at 48 V
 – No Bulk Caps at the PoL
 – Highest current density at the PoL frees up precious real estate
› Superior modular product line
 – Substantial IP portfolio covers architectures, topologies, internal components, control, etc…
   › From the AC Wall Plug (or HV Bus) to the PoL (LV, high current)
   › AC-DC and DC-DC
› “Young” technology continues to raise the efficiency and density bars
 – Power loss cut by 25% every 2 years
 – Power density increased by 25% every 2 years

                                                                                                   6

More Related Content

PPTX
VI Chip VTM® Voltage Transformation Module
PDF
Gxt2 1000 R230 Brochure
PPTX
Distributed Power Architecture (DPA)
PPTX
VI Chip PRM® Pre-Regulated Module
PPTX
About Vicor Corporation
PDF
Company Presentation
PPTX
Factorized Power Architecture (FPA)
PPT
Ip so c-30sept2010
VI Chip VTM® Voltage Transformation Module
Gxt2 1000 R230 Brochure
Distributed Power Architecture (DPA)
VI Chip PRM® Pre-Regulated Module
About Vicor Corporation
Company Presentation
Factorized Power Architecture (FPA)
Ip so c-30sept2010

Similar to VI Chip BCM® Bus Converter Module (20)

PDF
V diagram por inverter control
PPT
5378086.ppt
PDF
Embedded Systems Power Management
PDF
WEBINAR - VIPer Plus
PDF
Low Power Design and Verification
PDF
Low power design-ver_26_mar08
PPTX
Intermediate Bus Architecture (IBA)
PDF
52-54_Components_Power-Conversion-Components_EFY-March-16
PDF
Shultz dallas q108
PDF
Schulz dallas q1_2008
PPT
Power Saving Design Techniques with Low Cost FPGAs
PDF
Track 1 session 8 - st dev con 2016 - smart factories
PDF
Advanced Low Power Techniques in Chip Design
PPTX
Integrated Power Systems Product Overview
PDF
Bary pangrle mentor track d
PPT
Low power vlsi design
PPT
Altera trcak g
PDF
PowerElectronics_FinalDesign
PDF
Mehta mayur d2_audio_dv_club_verification_flow
PDF
Design Verification at D2Audio
V diagram por inverter control
5378086.ppt
Embedded Systems Power Management
WEBINAR - VIPer Plus
Low Power Design and Verification
Low power design-ver_26_mar08
Intermediate Bus Architecture (IBA)
52-54_Components_Power-Conversion-Components_EFY-March-16
Shultz dallas q108
Schulz dallas q1_2008
Power Saving Design Techniques with Low Cost FPGAs
Track 1 session 8 - st dev con 2016 - smart factories
Advanced Low Power Techniques in Chip Design
Integrated Power Systems Product Overview
Bary pangrle mentor track d
Low power vlsi design
Altera trcak g
PowerElectronics_FinalDesign
Mehta mayur d2_audio_dv_club_verification_flow
Design Verification at D2Audio
Ad

More from Vicor Corporation (16)

PPTX
Your Power System Failed its Conducted EMI Test – Now What?
PPTX
Stress-Free Electrical Safety for Power Designers
PPTX
Maximum Load The Wrong Specification for Pulsed Power Webinar
PPTX
Meeting DC-DC Power System Requirements in Defense Applications Webinar
PPTX
AC-DC Power System Design Webinar - Chinese
PPTX
AC-DC Power System Design Webinar
PPTX
Power components for battery applications webinar presentation
PPTX
Webinar: Simple Ideas to Make EMI Issues a Thing of the Past
PPTX
Tools to Architect, Analyze and Optimize Power Chains
PDF
Power Adapter Design for 400 V DC Power Distribution in Electronic Systems
PDF
The PI33XX: Zero-Voltage Switching Applied to Buck Regulation
PPTX
Picor QuietPower® Active Input Filters (QPI)
PPTX
Controlled Bus Architecture (CBA)
PPTX
VI BRICK® IBC Intermediate Bus Converters
PPTX
Picor Cool-ORing® Active ORing Series
PPTX
About Picor
Your Power System Failed its Conducted EMI Test – Now What?
Stress-Free Electrical Safety for Power Designers
Maximum Load The Wrong Specification for Pulsed Power Webinar
Meeting DC-DC Power System Requirements in Defense Applications Webinar
AC-DC Power System Design Webinar - Chinese
AC-DC Power System Design Webinar
Power components for battery applications webinar presentation
Webinar: Simple Ideas to Make EMI Issues a Thing of the Past
Tools to Architect, Analyze and Optimize Power Chains
Power Adapter Design for 400 V DC Power Distribution in Electronic Systems
The PI33XX: Zero-Voltage Switching Applied to Buck Regulation
Picor QuietPower® Active Input Filters (QPI)
Controlled Bus Architecture (CBA)
VI BRICK® IBC Intermediate Bus Converters
Picor Cool-ORing® Active ORing Series
About Picor
Ad

Recently uploaded (20)

PDF
TrustArc Webinar - Click, Consent, Trust: Winning the Privacy Game
PPTX
OMC Textile Division Presentation 2021.pptx
PDF
A contest of sentiment analysis: k-nearest neighbor versus neural network
PDF
Univ-Connecticut-ChatGPT-Presentaion.pdf
PPTX
Chapter 5: Probability Theory and Statistics
PDF
August Patch Tuesday
PPTX
observCloud-Native Containerability and monitoring.pptx
PDF
project resource management chapter-09.pdf
PDF
Zenith AI: Advanced Artificial Intelligence
PDF
From MVP to Full-Scale Product A Startup’s Software Journey.pdf
PDF
WOOl fibre morphology and structure.pdf for textiles
PDF
STKI Israel Market Study 2025 version august
PDF
NewMind AI Weekly Chronicles - August'25-Week II
PPTX
TLE Review Electricity (Electricity).pptx
PPTX
cloud_computing_Infrastucture_as_cloud_p
PPTX
Programs and apps: productivity, graphics, security and other tools
PPTX
O2C Customer Invoices to Receipt V15A.pptx
PPTX
TechTalks-8-2019-Service-Management-ITIL-Refresh-ITIL-4-Framework-Supports-Ou...
PDF
Enhancing emotion recognition model for a student engagement use case through...
PPTX
MicrosoftCybserSecurityReferenceArchitecture-April-2025.pptx
TrustArc Webinar - Click, Consent, Trust: Winning the Privacy Game
OMC Textile Division Presentation 2021.pptx
A contest of sentiment analysis: k-nearest neighbor versus neural network
Univ-Connecticut-ChatGPT-Presentaion.pdf
Chapter 5: Probability Theory and Statistics
August Patch Tuesday
observCloud-Native Containerability and monitoring.pptx
project resource management chapter-09.pdf
Zenith AI: Advanced Artificial Intelligence
From MVP to Full-Scale Product A Startup’s Software Journey.pdf
WOOl fibre morphology and structure.pdf for textiles
STKI Israel Market Study 2025 version august
NewMind AI Weekly Chronicles - August'25-Week II
TLE Review Electricity (Electricity).pptx
cloud_computing_Infrastucture_as_cloud_p
Programs and apps: productivity, graphics, security and other tools
O2C Customer Invoices to Receipt V15A.pptx
TechTalks-8-2019-Service-Management-ITIL-Refresh-ITIL-4-Framework-Supports-Ou...
Enhancing emotion recognition model for a student engagement use case through...
MicrosoftCybserSecurityReferenceArchitecture-April-2025.pptx

VI Chip BCM® Bus Converter Module

  • 1. VI Chip BCM® Bus Converter Module 1
  • 2. VI Chip Bus Converter Module (BCM) › Isolated Sine Amplitude Converter (SAC) topology › Fixed, high frequency (>1 MHz) › Efficiency up to 96% › Fixed Ratio Converter (VOUT = VIN x K) – Commercial: › Input voltage (nom): 48 V, 270 V, 350 V, 380 V › Output voltage (nom): 2 – 48 V (range), 11 V, 12 V, 44 V, 48 V › Output power: 120 – 325 W Full-chip: 1.28” x 0.87” x 0.265” Half-chip: 0.65” x 0.87” x 0.625” – MIL-COTS: › Input voltage: 240 – 330 V › Output voltage: 30 – 41.3 V (K = 1/8), 38.3 – 55 V (K = 1/6) › Output power: 235 W, 270 W › Usage – Stand alone Intermediate Bus Converter (IBC) for downstream point-of-load converters – Voltage divider / current multiplier – Safety isolation (4,242 V or 2,250 V) input-output – Input capacitor multiplier 2
  • 3. Value Proposition: Power Density › High power density enables: – More functions (Gbps, ports, flops, capacity) in the same space – A more powerful system without a larger power supply – A more powerful system without a heavier power supply › VI Chip power density enables: – Systems that would be impossible with conventional approaches – Systems that would be too large, too heavy or not cost effective with a conventional approach › VI Chips decrease power footprint by 40% today › Power density increase of 25% every 2.5 years 3
  • 4. Value Proposition: Efficiency › High efficiency enables: – Smaller, cooler, quieter systems – Energy cost savings for end user – High performance systems with minimal total cost of ownership › VI Chip architectures reduce hidden power losses – A “whole system approach”, not just a focus on one conversion stage › VI Chip technology continues to raise the efficiency standard – IBC has half the power loss compared to industry IBC average – Alternative solutions are at the technological limit with respect to efficiency improvements – New Vicor products cut losses by 20% every 2.5 years 4
  • 5. Value Proposition: Flexibility › Flexibility enables: – Re-use of power components in multiple products – Fewer SKUs, higher volume, lower cost – Fast time to market – Reduced development effort › VI Chip technology reduces the need for custom power systems – Power component paradigm › Expanding portfolio of products increases flexibility over time – More options, more configurability, less complexity, shorter design time 5
  • 6. VI Chip Technology › Advanced engines – Enable high efficiency and superior power density – Maximize efficiency of power silicon › HV Adaptive Cell topologies cut VI requirements › LV Current Multipliers cut Vds requirements: – Buck regulators operating from 12 V bus require 20 V rated MOSFET to supply 0.8 V – VTM require 3 V rated MOSFET to supply 0.8 V › Advanced architecture (FPA) minimizes power distribution loss – Dense, efficient energy storage at 48 V – No Bulk Caps at the PoL – Highest current density at the PoL frees up precious real estate › Superior modular product line – Substantial IP portfolio covers architectures, topologies, internal components, control, etc… › From the AC Wall Plug (or HV Bus) to the PoL (LV, high current) › AC-DC and DC-DC › “Young” technology continues to raise the efficiency and density bars – Power loss cut by 25% every 2 years – Power density increased by 25% every 2 years 6