SlideShare a Scribd company logo
Confidential © ams AG
Using Distortion Shaping Technique
to Equalize ADC THD Performance
Between ATEs
IMSTW 16
Peter Sarson CMgr MCMI SMIEEE
Full Service Foundry
4th July 2016
Prof Hauro Kobayashi
Gunma University
Confidential © ams AG
Page 2
Introduction
• During development of any test program test engineers sometimes face the
issue that the tester isn’t as good as the chip
• This causes issues when device specs need testing and the limit cannot be
reached
• Kobayashi will show some mathematics: harmonic distortion contents can be
shifted up close to Nyquist frequency.
• Peter will show how the harmonic performance of an ATE’s AWG can be
improved using this approach
• Peter will show how this approach improved the result and reproducibility of a
12-bit ADC testing
• Peter will show how this approach improved the result of a 16-bit ADC testing
that was limited by the tester performance
Confidential © ams AG
Page 3
Research Objective
Low distortion signal generation with AWG for low cost and high quality testing of ADC
Investigation of phase switching signal generation method with experiment at ATE
environment
• No need for AWG nonlinearity identification
• Only DSP program change
Confidential © ams AG
Page 4
ADC test signal Test result
ADC Testing with Sine Signal
Freq.
ADC HD3
Freq.
“No Go”
“Go”
Freq.
Reference level
Allowable
fundamental
Freq.
Test result
fundamental
AWG ADC
𝑍 = 𝑏1 𝑌 + 𝑏3 𝑌3
fin 3fin
fin 3fin
fin 3fin
fin
Confidential © ams AG
Page 5
ADC test signal Test result
Problem of Conventional Method
AWG HD3+ADC HD3.
Freq.
fundamental
Freq.
Test result
AWG ADC
𝑍 = 𝑏1 𝑌 + 𝑏3 𝑌3
fundamental
fin 3fin
fin
Test signal generation
Y=a1Din + a3Din
3
3fin
AWG HD3
HD3
ADC HD3 cannot be measured accurately
Low quality test
Confidential © ams AG
Page 6
ADC test signal Test result
Research Goal
Only ADC HD3
Freq.
fundamental
Freq.
Test result
AWG ADC
𝑍 = 𝑏1 𝑌 + 𝑏3 𝑌3
fundamental
fin 3fin
fin
Test signal generation
Y=a1Din + a3Din
3
3fin
AWG HD3 reduction
HD3
High quality testOnly program change
Confidential © ams AG
Page 7
Conventional Signal Generation with AWG
AWG
DAC
CLK
DSP
X XXX
Din
Din
AWG sampling frequency: fs(AWG) = 1/Ts
A
𝐗= Acos(2πf_in nT_s)
0 0.1 0.2 0.3 0.4 0.5
-300
-200
-100
0
Power[dB]
Normalized frequency f/fs
𝐟𝐢𝐧
𝐇𝐃𝟑
Confidential © ams AG
Page 8
Proposed Signal Generation with AWG
AWG
DAC
CLK
DSP
X0 X1X0X1
Din
Din
AWG sampling frequency: fs(AWG) = 1/Ts(AWG)
𝐗 𝟎= 1.15Acos(2πf_in nT_s−π/6)
𝐗 𝟏=1.15Acos(2πfin nTs+𝜋/6)
0 0.1 0.2 0.3 0.4 0.5
-300
-200
-100
0
𝐟𝐢𝐧
𝐟𝒔/2−𝟑𝐟in
𝐟𝒔/2−𝐟in
Power[dB]
Normalized frequency f/fs
Θ = π/3𝐓𝐬(𝐀𝐖𝐆)
X0
𝐗 𝟏
Confidential © ams AG
Page 9
Principle of 3rd Harmonics Cancellation
Two waves with phase difference π are cancelled
ConventionalPhaseSwitching
Θ = π/3 3Θ = π
3rdordernon-linearsystem
Phaserotationbyx3
fundamental: fin 3rd harmonics: 3 fin
Confidential © ams AG
Page 10
X0=Asin(2πfint+π/4) X1=Asin(2πfint-π/4)
HD2 Cancellation
2-way interleave cancels HD2
Confidential © ams AG
Page 11
X0=Asin(2πfint-π/4-π/6)
X2=Asin(2πfint+π/4-π/6)
X1=Asin(2πfint-π/4+π/6)
X3=Asin(2πfint+π/4+π/6)
HD2, HD3 Cancellation
4-way interleave cancels HD2 & HD3
Confidential © ams AG
Page 12
Be Careful
If you use this technique without filtering the generated high-frequency spurious
Harmonic contents of the ADC under test will be under-estimated.
These spurious components need filtering out
to get back normal sinewave without harmonics.
More detailed later.
Confidential © ams AG
Page 13
How to Do in Software
2-signal interleaved
Element
1
Element
2
Element
3
Element
4
Element
5
Element
6
Element
7
Element
8
Array 1 1 2 3 4 5 6 7 8
Array 2 9 10 11 12 13 14 15 16
Supressed 1 10 3 12 5 14 7 16
Confidential © ams AG
Page 14
How to Do in Software
4-signal interleaved
Element
1
Element
2
Element
3
Element
4
Element
5
Element
6
Element
7
Element
8
Array 1 1 2 3 4 5 6 7 8
Array 2 9 10 11 12 13 14 15 16
Array 3 17 18 19 20 21 22 23 24
Array 4 25 26 27 28 29 30 31 32
Supressed 1 10 19 28 5 14 23 32
Confidential © ams AG
Page 15
Test Setup for Measuring Tester Performance
AWG
MEMORY
AWG FILTER
50MHz
DIGITIZER
FFT
Tester Result
Loopback
Confidential © ams AG
Page 16
Tester 1 3rd Harmonic Reduction
Measured spectrum level improvement of reference vs suppressed 3rd harmonic for AWG.
Confidential © ams AG
Page 17
Tester 1: 3rd and 5th Harmonic Reduction
Measured spectrum levelimprovement of reference vs suppressed 3rd & 5th harmonicsforAWG.
Confidential © ams AG
Page 18
Harmonic Reduction
Measured Harmonic Performance Improvement for AWG Using the Proposed Method
Harmonic Improvement
2nd
6 dB
3rd
16 dB
4th
18 dB
5th
23 dB
Confidential © ams AG
Page 19
ADC Performance Test Setup
AWG
MEMORY
AWG FILTER
50MHz
DUT
ADC
DIGITIZER
FFT
Tester Result
Confidential © ams AG
Page 20
12-bit ADC Results Tester 1
signal Thd std units
ref 89,7 2,5 dB
2nd_red 89,8 2,1 dB
3rd_red 89,3 2 dB
4th_red 89,5 2,1 dB
5th_red 89,2 2,6 dB
2nd,4th_red 91 2,4 dB
3rd,5th_red 89,7 2,5 dB
Confidential © ams AG
Page 21
12-bit ADC Results Tester 1
signal Thd std units
ref 89,7 2,5 dB
2nd_red 89,8 2,1 dB
3rd_red 89,3 2 dB
4th_red 89,5 2,1 dB
5th_red 89,2 2,6 dB
2nd,4th_red 91 2,4 dB
3rd,5th_red 89,7 2,5 dB
Confidential © ams AG
Page 22
12-bit ADC Results Tester 1
signal Thd std units
ref 89,7 2,5 dB
2nd_red 89,8 2,1 dB
3rd_red 89,3 2 dB
4th_red 89,5 2,1 dB
5th_red 89,2 2,6 dB
2nd,4th_red 91 2,4 dB
3rd,5th_red 89,7 2,5 dB
Confidential © ams AG
Page 23
12-bit ADC Harmonic Suppressed Result
2nd and 4th suppressed delta and overall THD Improvement
THd ref THd supp
Tester 2 88,7dB 91dB
Tester 1 89,6dB 91dB
Without suppression:
• Different measured values of THD performance
With Suppression:
• Exactly the same result between Testers 1 & 2
Confidential © ams AG
Page 24
Site to Site Comparison
No difference between sites with the proposed method!
12-bit ADC testing case
Tester 1 Site 1 Site 2 delta
Red 91dB 91,1dB 0,1dB
ref 89,6dB 89,6dB 0dB
Confidential © ams AG
Page 25
3rd, 5th and 7th Suppressed
Confidential © ams AG
Page 26
How 8-signal interleaved looks like
2^3 = 8
Confidential © ams AG
Page 27
3-Harmonics (3rd , 5th & 7th Harmonics) Suppression
Using 3-harmonics suppression algorithm, effect of the sidebands would be SB= fs/8
– 7*fin
Maximum sampling freq. (fs) of AWGHSB : 250MHz Signal freq. (fin): 1MHz
Filter with 24MHz cutoff is needed
Not available on AWGHSB
Need a load-board filter.
Confidential © ams AG
Page 28
OVERSAMPLE = 1
FS: 259.2000 kHz
THD = -89.83dB
Another Example – Tester 1 (Conventional)
Obelic 16-bit ADC – no suppression, direct conversion
Confidential © ams AG
Page 29
OVERSAMPLE = 1
FS: 259.2000 kHz
THD = -89.83dB
Another Example – MX01 (Conventional)
16-bit ADC – no suppression, direct conversion
Confidential © ams AG
Page 30
OVERSAMPLE = 600
FS: 155.5200 MHz
THD = -115.09dB
MUCH BETTER
Obelic 16-bit ADC – 2nd Harmonic Suppressed (Proposed)
Oversample 600 times – Tester 1
Confidential © ams AG
Page 31
OVERSAMPLE = 600
FS: 155.5200 MHz
THD = -113.87dB
Same as Tester 1
16bit ADC – 2nd Harmonic Suppressed (Proposed)
Oversample 600 times – Tester 2
Confidential © ams AG
Page 32
Performance summary
Using a 12-bit ADC, testing performance can be improved but you are limited to the
noise performance of the ADC itself
• If spec limits are an issue, the technique can help squeeze out some margin
Using a 16-bit ADC, performance can be significantly improved (say, by 25 dB) as the
noise floor is much lower due to the number of bits.
Effectiveness of the distortion-shaping technique was verified with ATE
environment.
Confidential © ams AG
Thank you
Please visit our website www.ams.com
Confidential © ams AG
Page 34
Appendix
Proposed signal generation method
• Distortion components close to signal band are reduced
• Distortion components far from signal band may appear.
Similar to but different from noise-shaping
Distortion-shaping
Normalized frequency f/fs

More Related Content

PDF
Link budget
PPT
Perfect data reconstruction algorithm of interleaved adc
PDF
IMS2016_Workshop_SK 03232016
PDF
IMS-2010 Presentation
PDF
Rf2008 test 1
PDF
Lect2 up400 (100329)
PPTX
Concurrent Triple Band Low Noise Amplifier Design
Link budget
Perfect data reconstruction algorithm of interleaved adc
IMS2016_Workshop_SK 03232016
IMS-2010 Presentation
Rf2008 test 1
Lect2 up400 (100329)
Concurrent Triple Band Low Noise Amplifier Design

What's hot (20)

PPTX
A Technique for Dynamic Range Improvement of Intermodulation Distortion Produ...
PDF
Esercitazione2
PDF
Lect2 up270 (100328)
PPTX
7-bit 0.8-1.2GS/s Dynamic Architecture and Frequency Scaling Subrange ADC wi...
PDF
Temporal_video_noise_reduction
PDF
SAR_ADC__Resumo
PPT
Optical design
PPTX
Cadant C4 downstream
PPTX
Basic theory link_budget_analysis (SAMSUNG)
PPTX
PDF
IDT2014 Chirp Presentation
PDF
PDF
Lte in bullets, uplink link budgets
PDF
Comms Poster
PDF
Physical Layer Questions
PDF
RF Module Design - [Chapter 3] Linearity
PDF
Multiband Transceivers - [Chapter 1]
ODT
Receiver sensitivity Design Trade-Offs
PDF
DWS vs CST CABLE STUDIO SIMULATION SPEEDUP
PPT
Elegant Solutions
A Technique for Dynamic Range Improvement of Intermodulation Distortion Produ...
Esercitazione2
Lect2 up270 (100328)
7-bit 0.8-1.2GS/s Dynamic Architecture and Frequency Scaling Subrange ADC wi...
Temporal_video_noise_reduction
SAR_ADC__Resumo
Optical design
Cadant C4 downstream
Basic theory link_budget_analysis (SAMSUNG)
IDT2014 Chirp Presentation
Lte in bullets, uplink link budgets
Comms Poster
Physical Layer Questions
RF Module Design - [Chapter 3] Linearity
Multiband Transceivers - [Chapter 1]
Receiver sensitivity Design Trade-Offs
DWS vs CST CABLE STUDIO SIMULATION SPEEDUP
Elegant Solutions
Ad

Viewers also liked (13)

DOCX
Rúbrica actividad individual
PPTX
Caso de diego
PDF
Corporate Challenge Airtel Delhi Half Marathon 2012
PDF
CV Monica Magnani
PDF
Position Sensor IC Innovations Creating Value in Automotive Applications
PDF
Magnetic Position Sensors Enable Fine Robot Motor Joint Control
PPTX
Provision of Basic Health Care Programme
PPTX
Six stroke ppt
PPTX
PRAY FOR COMPASSION
PPTX
Meeting in Poland - 20-26.11.2016 - by Kinga Gruca
PPT
Jagoda Czaplińska - my school
PPTX
Ola Kaflińska 3d - my school
PPTX
Paulina Dyl 2d- my school
Rúbrica actividad individual
Caso de diego
Corporate Challenge Airtel Delhi Half Marathon 2012
CV Monica Magnani
Position Sensor IC Innovations Creating Value in Automotive Applications
Magnetic Position Sensors Enable Fine Robot Motor Joint Control
Provision of Basic Health Care Programme
Six stroke ppt
PRAY FOR COMPASSION
Meeting in Poland - 20-26.11.2016 - by Kinga Gruca
Jagoda Czaplińska - my school
Ola Kaflińska 3d - my school
Paulina Dyl 2d- my school
Ad

Similar to Using Distortion Shaping Technique to Equalize ADC THD Performance Between ATEs (20)

PPT
All Digital Phase Lock Loop 03 12 09
PPTX
Optical Networking Trends & Evolution
PPTX
ACR BER Correlation to ATE for a COFDM VHF RX
PDF
system project
PPTX
Design of CMOS operational Amplifiers using CADENCE
PDF
4---glynn-and-devlin---an-x-band-gan-pa-mmic-for-p.pdf
PDF
Attenuation-Limited_Fiber_Length.pdf
PDF
A 45Gb/s PAM-4 Transmitter Delivering 1.3Vppd Output Swing with 1V supply in ...
PPTX
Automated Traffic Density Detection and Speed Monitoring
PDF
Webinar Slides: Probing Techniques and Tradeoffs – What to Use and Why
PDF
A 420uW 100GHz-GBW CMOS Programmable-Gain Amplifier Leveraging the Cross-Coup...
PDF
Chip Scale Pkg
PDF
Slides are thereanyrulesofthumb_brener
PPT
Link Engg.ppt
PPTX
GFSK DEMODULATOR
PPTX
5.21.2020 Nonlinear Simulation of RF Amplifiers in Keysight Genesys SystemVue...
PDF
Sonora DIRECTV TAMP6-T12 6-input Satellite Trunk Amplier wtih Auto Gain
PPTX
Efficient signal acquisition in multi channel neural systems
PDF
Data Converters in SDR Platforms
All Digital Phase Lock Loop 03 12 09
Optical Networking Trends & Evolution
ACR BER Correlation to ATE for a COFDM VHF RX
system project
Design of CMOS operational Amplifiers using CADENCE
4---glynn-and-devlin---an-x-band-gan-pa-mmic-for-p.pdf
Attenuation-Limited_Fiber_Length.pdf
A 45Gb/s PAM-4 Transmitter Delivering 1.3Vppd Output Swing with 1V supply in ...
Automated Traffic Density Detection and Speed Monitoring
Webinar Slides: Probing Techniques and Tradeoffs – What to Use and Why
A 420uW 100GHz-GBW CMOS Programmable-Gain Amplifier Leveraging the Cross-Coup...
Chip Scale Pkg
Slides are thereanyrulesofthumb_brener
Link Engg.ppt
GFSK DEMODULATOR
5.21.2020 Nonlinear Simulation of RF Amplifiers in Keysight Genesys SystemVue...
Sonora DIRECTV TAMP6-T12 6-input Satellite Trunk Amplier wtih Auto Gain
Efficient signal acquisition in multi channel neural systems
Data Converters in SDR Platforms

More from Pete Sarson, PH.D (11)

PPTX
Politecnico di Torino Test Engineering Lecture
PPTX
Arizona State University Test Lecture
PPT
Use Models for Extending IEEE 1687 to Analog Test
PPTX
Test time efficient group delay filter characterization technique using a dis...
PPTX
Low supply voltage test to screen resistive bridges in OTPs with dppm data
PPTX
Yield improvement of an eeprom for automotive applications
PPTX
Getting to 0ppm - Automotive Session
PPTX
An example transition to 1687-based mixed-signal DFT
PPTX
The future of Analogue Test - NMI DFT event
PDF
Asian Test Symposium 2013 eeprom qualification
PPTX
Idt2014 panel
Politecnico di Torino Test Engineering Lecture
Arizona State University Test Lecture
Use Models for Extending IEEE 1687 to Analog Test
Test time efficient group delay filter characterization technique using a dis...
Low supply voltage test to screen resistive bridges in OTPs with dppm data
Yield improvement of an eeprom for automotive applications
Getting to 0ppm - Automotive Session
An example transition to 1687-based mixed-signal DFT
The future of Analogue Test - NMI DFT event
Asian Test Symposium 2013 eeprom qualification
Idt2014 panel

Recently uploaded (20)

PDF
Well-logging-methods_new................
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PPTX
OOP with Java - Java Introduction (Basics)
PDF
composite construction of structures.pdf
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
DOCX
573137875-Attendance-Management-System-original
PPTX
MCN 401 KTU-2019-PPE KITS-MODULE 2.pptx
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PPTX
CH1 Production IntroductoryConcepts.pptx
PPTX
Geodesy 1.pptx...............................................
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PPTX
Construction Project Organization Group 2.pptx
PDF
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
PPTX
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
PPTX
Lecture Notes Electrical Wiring System Components
PPTX
additive manufacturing of ss316l using mig welding
PPTX
web development for engineering and engineering
Well-logging-methods_new................
Operating System & Kernel Study Guide-1 - converted.pdf
OOP with Java - Java Introduction (Basics)
composite construction of structures.pdf
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
573137875-Attendance-Management-System-original
MCN 401 KTU-2019-PPE KITS-MODULE 2.pptx
Embodied AI: Ushering in the Next Era of Intelligent Systems
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
CH1 Production IntroductoryConcepts.pptx
Geodesy 1.pptx...............................................
R24 SURVEYING LAB MANUAL for civil enggi
Construction Project Organization Group 2.pptx
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
Lecture Notes Electrical Wiring System Components
additive manufacturing of ss316l using mig welding
web development for engineering and engineering

Using Distortion Shaping Technique to Equalize ADC THD Performance Between ATEs

  • 1. Confidential © ams AG Using Distortion Shaping Technique to Equalize ADC THD Performance Between ATEs IMSTW 16 Peter Sarson CMgr MCMI SMIEEE Full Service Foundry 4th July 2016 Prof Hauro Kobayashi Gunma University
  • 2. Confidential © ams AG Page 2 Introduction • During development of any test program test engineers sometimes face the issue that the tester isn’t as good as the chip • This causes issues when device specs need testing and the limit cannot be reached • Kobayashi will show some mathematics: harmonic distortion contents can be shifted up close to Nyquist frequency. • Peter will show how the harmonic performance of an ATE’s AWG can be improved using this approach • Peter will show how this approach improved the result and reproducibility of a 12-bit ADC testing • Peter will show how this approach improved the result of a 16-bit ADC testing that was limited by the tester performance
  • 3. Confidential © ams AG Page 3 Research Objective Low distortion signal generation with AWG for low cost and high quality testing of ADC Investigation of phase switching signal generation method with experiment at ATE environment • No need for AWG nonlinearity identification • Only DSP program change
  • 4. Confidential © ams AG Page 4 ADC test signal Test result ADC Testing with Sine Signal Freq. ADC HD3 Freq. “No Go” “Go” Freq. Reference level Allowable fundamental Freq. Test result fundamental AWG ADC 𝑍 = 𝑏1 𝑌 + 𝑏3 𝑌3 fin 3fin fin 3fin fin 3fin fin
  • 5. Confidential © ams AG Page 5 ADC test signal Test result Problem of Conventional Method AWG HD3+ADC HD3. Freq. fundamental Freq. Test result AWG ADC 𝑍 = 𝑏1 𝑌 + 𝑏3 𝑌3 fundamental fin 3fin fin Test signal generation Y=a1Din + a3Din 3 3fin AWG HD3 HD3 ADC HD3 cannot be measured accurately Low quality test
  • 6. Confidential © ams AG Page 6 ADC test signal Test result Research Goal Only ADC HD3 Freq. fundamental Freq. Test result AWG ADC 𝑍 = 𝑏1 𝑌 + 𝑏3 𝑌3 fundamental fin 3fin fin Test signal generation Y=a1Din + a3Din 3 3fin AWG HD3 reduction HD3 High quality testOnly program change
  • 7. Confidential © ams AG Page 7 Conventional Signal Generation with AWG AWG DAC CLK DSP X XXX Din Din AWG sampling frequency: fs(AWG) = 1/Ts A 𝐗= Acos(2πf_in nT_s) 0 0.1 0.2 0.3 0.4 0.5 -300 -200 -100 0 Power[dB] Normalized frequency f/fs 𝐟𝐢𝐧 𝐇𝐃𝟑
  • 8. Confidential © ams AG Page 8 Proposed Signal Generation with AWG AWG DAC CLK DSP X0 X1X0X1 Din Din AWG sampling frequency: fs(AWG) = 1/Ts(AWG) 𝐗 𝟎= 1.15Acos(2πf_in nT_s−π/6) 𝐗 𝟏=1.15Acos(2πfin nTs+𝜋/6) 0 0.1 0.2 0.3 0.4 0.5 -300 -200 -100 0 𝐟𝐢𝐧 𝐟𝒔/2−𝟑𝐟in 𝐟𝒔/2−𝐟in Power[dB] Normalized frequency f/fs Θ = π/3𝐓𝐬(𝐀𝐖𝐆) X0 𝐗 𝟏
  • 9. Confidential © ams AG Page 9 Principle of 3rd Harmonics Cancellation Two waves with phase difference π are cancelled ConventionalPhaseSwitching Θ = π/3 3Θ = π 3rdordernon-linearsystem Phaserotationbyx3 fundamental: fin 3rd harmonics: 3 fin
  • 10. Confidential © ams AG Page 10 X0=Asin(2πfint+π/4) X1=Asin(2πfint-π/4) HD2 Cancellation 2-way interleave cancels HD2
  • 11. Confidential © ams AG Page 11 X0=Asin(2πfint-π/4-π/6) X2=Asin(2πfint+π/4-π/6) X1=Asin(2πfint-π/4+π/6) X3=Asin(2πfint+π/4+π/6) HD2, HD3 Cancellation 4-way interleave cancels HD2 & HD3
  • 12. Confidential © ams AG Page 12 Be Careful If you use this technique without filtering the generated high-frequency spurious Harmonic contents of the ADC under test will be under-estimated. These spurious components need filtering out to get back normal sinewave without harmonics. More detailed later.
  • 13. Confidential © ams AG Page 13 How to Do in Software 2-signal interleaved Element 1 Element 2 Element 3 Element 4 Element 5 Element 6 Element 7 Element 8 Array 1 1 2 3 4 5 6 7 8 Array 2 9 10 11 12 13 14 15 16 Supressed 1 10 3 12 5 14 7 16
  • 14. Confidential © ams AG Page 14 How to Do in Software 4-signal interleaved Element 1 Element 2 Element 3 Element 4 Element 5 Element 6 Element 7 Element 8 Array 1 1 2 3 4 5 6 7 8 Array 2 9 10 11 12 13 14 15 16 Array 3 17 18 19 20 21 22 23 24 Array 4 25 26 27 28 29 30 31 32 Supressed 1 10 19 28 5 14 23 32
  • 15. Confidential © ams AG Page 15 Test Setup for Measuring Tester Performance AWG MEMORY AWG FILTER 50MHz DIGITIZER FFT Tester Result Loopback
  • 16. Confidential © ams AG Page 16 Tester 1 3rd Harmonic Reduction Measured spectrum level improvement of reference vs suppressed 3rd harmonic for AWG.
  • 17. Confidential © ams AG Page 17 Tester 1: 3rd and 5th Harmonic Reduction Measured spectrum levelimprovement of reference vs suppressed 3rd & 5th harmonicsforAWG.
  • 18. Confidential © ams AG Page 18 Harmonic Reduction Measured Harmonic Performance Improvement for AWG Using the Proposed Method Harmonic Improvement 2nd 6 dB 3rd 16 dB 4th 18 dB 5th 23 dB
  • 19. Confidential © ams AG Page 19 ADC Performance Test Setup AWG MEMORY AWG FILTER 50MHz DUT ADC DIGITIZER FFT Tester Result
  • 20. Confidential © ams AG Page 20 12-bit ADC Results Tester 1 signal Thd std units ref 89,7 2,5 dB 2nd_red 89,8 2,1 dB 3rd_red 89,3 2 dB 4th_red 89,5 2,1 dB 5th_red 89,2 2,6 dB 2nd,4th_red 91 2,4 dB 3rd,5th_red 89,7 2,5 dB
  • 21. Confidential © ams AG Page 21 12-bit ADC Results Tester 1 signal Thd std units ref 89,7 2,5 dB 2nd_red 89,8 2,1 dB 3rd_red 89,3 2 dB 4th_red 89,5 2,1 dB 5th_red 89,2 2,6 dB 2nd,4th_red 91 2,4 dB 3rd,5th_red 89,7 2,5 dB
  • 22. Confidential © ams AG Page 22 12-bit ADC Results Tester 1 signal Thd std units ref 89,7 2,5 dB 2nd_red 89,8 2,1 dB 3rd_red 89,3 2 dB 4th_red 89,5 2,1 dB 5th_red 89,2 2,6 dB 2nd,4th_red 91 2,4 dB 3rd,5th_red 89,7 2,5 dB
  • 23. Confidential © ams AG Page 23 12-bit ADC Harmonic Suppressed Result 2nd and 4th suppressed delta and overall THD Improvement THd ref THd supp Tester 2 88,7dB 91dB Tester 1 89,6dB 91dB Without suppression: • Different measured values of THD performance With Suppression: • Exactly the same result between Testers 1 & 2
  • 24. Confidential © ams AG Page 24 Site to Site Comparison No difference between sites with the proposed method! 12-bit ADC testing case Tester 1 Site 1 Site 2 delta Red 91dB 91,1dB 0,1dB ref 89,6dB 89,6dB 0dB
  • 25. Confidential © ams AG Page 25 3rd, 5th and 7th Suppressed
  • 26. Confidential © ams AG Page 26 How 8-signal interleaved looks like 2^3 = 8
  • 27. Confidential © ams AG Page 27 3-Harmonics (3rd , 5th & 7th Harmonics) Suppression Using 3-harmonics suppression algorithm, effect of the sidebands would be SB= fs/8 – 7*fin Maximum sampling freq. (fs) of AWGHSB : 250MHz Signal freq. (fin): 1MHz Filter with 24MHz cutoff is needed Not available on AWGHSB Need a load-board filter.
  • 28. Confidential © ams AG Page 28 OVERSAMPLE = 1 FS: 259.2000 kHz THD = -89.83dB Another Example – Tester 1 (Conventional) Obelic 16-bit ADC – no suppression, direct conversion
  • 29. Confidential © ams AG Page 29 OVERSAMPLE = 1 FS: 259.2000 kHz THD = -89.83dB Another Example – MX01 (Conventional) 16-bit ADC – no suppression, direct conversion
  • 30. Confidential © ams AG Page 30 OVERSAMPLE = 600 FS: 155.5200 MHz THD = -115.09dB MUCH BETTER Obelic 16-bit ADC – 2nd Harmonic Suppressed (Proposed) Oversample 600 times – Tester 1
  • 31. Confidential © ams AG Page 31 OVERSAMPLE = 600 FS: 155.5200 MHz THD = -113.87dB Same as Tester 1 16bit ADC – 2nd Harmonic Suppressed (Proposed) Oversample 600 times – Tester 2
  • 32. Confidential © ams AG Page 32 Performance summary Using a 12-bit ADC, testing performance can be improved but you are limited to the noise performance of the ADC itself • If spec limits are an issue, the technique can help squeeze out some margin Using a 16-bit ADC, performance can be significantly improved (say, by 25 dB) as the noise floor is much lower due to the number of bits. Effectiveness of the distortion-shaping technique was verified with ATE environment.
  • 33. Confidential © ams AG Thank you Please visit our website www.ams.com
  • 34. Confidential © ams AG Page 34 Appendix Proposed signal generation method • Distortion components close to signal band are reduced • Distortion components far from signal band may appear. Similar to but different from noise-shaping Distortion-shaping Normalized frequency f/fs