SlideShare a Scribd company logo
2
Most read
9
Most read
12
Most read
MEMORY INTERFACING
 The memory is made up of semiconductor material
used to store the programs and data. Three types
of memory is
1. Process memory
2. Primary or main memory
3. Secondary memory
TYPICAL EPROM AND STATIC RAM:
A typical semiconductor memory IC will have N address pins, M data pins (or
output pins).
Having two power supply pins (one for connecting required supply voltage (V and
the other for connecting ground).
The control signals needed for static RAM are chip select (chip enable), read
control (output enable) and write control (write enable).
The control signals needed for read operation in EPROM are chip select (chip
enable) and read control (output enable).
Table - Number of Address Pins and Data Pins in Memory ICs
 DECODER:
It is used to select the memory chip of processor during the execution of a
program. No of IC's used for decoder is
2-4 decoder (74LS139)
3-8 decoder (74LS138)
Fig - Block diagram and Truth table of 2-4 decoder
Fig - Block diagram and Truth table of 3-8 decoder
EXAMPLE-1
Consider a system in which the full memory space 64kb is utilized for EPROM memory.
Interface the EPROM with 8085 processor.
The memory capacity is 64 Kbytes. i.e
2^n = 64 x 1000 bytes where n = address lines.
So, n = 16.
In this system the entire 16 address lines of the processor are connected to address input
pins of memory IC in order to address the internal locations of memory.
The chip select (CS) pin of EPROM is permanently tied to logic low (i.e., tied to ground).
Since the processor is connected to EPROM, the active low RD pin is connected to active
low output enable pin of EPROM.
The range of address for EPROM is 0000H to FFFFH.
Fig - Interfacing 64Kb EPROM with 8085
EXAMPLE-2
Consider a system in which the available 64kb memory space is equally divided between
EPROM and RAM. Interface the EPROM and RAM with 8085 processor.
Implement 32kb memory capacity of EPROM using single IC 27256.
32kb RAM capacity is implemented using single IC 62256.
The 32kb memory requires 15 address lines and so the address lines A0 - A14 of the
processor are connected to 15 address pins of both EPROM and RAM.
The unused address line A15 is used as to chip select. If A15 is 1, it select RAM and
If A15 is 0, it select EPROM.
Inverter is used for selecting the memory.
The memory used is both Ram and EPROM, so the low RD and WR pins of processor are
connected to low WE and OE pins of memory respectively.
The address range of EPROM will be 0000H to 7FFFH and that of RAM will be 7FFFH to
FFFFH.
Fig - Interfacing 32Kb EPROM and 32Kb RAM with 8085
EXAMPLE-3
Consider a system in which 32kb memory space is implemented using four numbers of 8kb
memory. Interface the EPROM and RAM with 8085 processor.
Fig - Interfacing 16Kb EPROM and 16Kb RAM with 8085
memory-interfacing.ppt
Consider a system in which the 64kb memory space is implemented using eight numbers
of 8kb memory. Interface the EPROM and RAM with 8085 processor.
The total memory capacity is 64Kb. So, let 4 numbers of 8Kb EPROM and 4 numbers of 8Kb
RAM.
Each 8kb memory requires 13 address lines. So the address line A0 - A12 of the processor
are connected to 13address pins of all the memory lCs.
The address lines A13, A14 and A]5 are decoded using a 3-to-8 coder to generate eight
chip select signals. These eight chip select signals can be used to select one of the eight
memories at any one time.
memory-interfacing.ppt
memory-interfacing.ppt

More Related Content

PDF
8259 Programmable Interrupt Controller
PPT
Introduction to Interrupts of 8085 microprocessor
PPTX
Stack and subroutine
PPT
Architecture of 8086 Microprocessor
PPTX
Microprocessor 8086
PPT
I2C Protocol
PPTX
I2C Protocol
PDF
Module 1 8086
8259 Programmable Interrupt Controller
Introduction to Interrupts of 8085 microprocessor
Stack and subroutine
Architecture of 8086 Microprocessor
Microprocessor 8086
I2C Protocol
I2C Protocol
Module 1 8086

What's hot (20)

PPTX
8086 Microprocessor Pipeline Architecture.pptx
DOCX
301378156 design-of-sram-in-verilog
PPT
Memory & I/O interfacing
PPTX
Stacks & subroutines 1
PPT
Pin diagram of 8085
PDF
Intel 8051 - pin description
PPT
PIC Microcontrollers.ppt
PDF
Unit II Arm7 Thumb Instruction
PPT
VHDL-PRESENTATION.ppt
PPT
8085 interrupts
PDF
Unit II Arm 7 Introduction
PPT
Spi master core verification
PDF
8051 assembly programming
PDF
MICROCONTROLLER - INTEL 8051
PPTX
SPI introduction(Serial Peripheral Interface)
PPTX
8051 Microcontroller PPT's By Er. Swapnil Kaware
PPTX
INTEL 80386 MICROPROCESSOR
PPTX
Microprocessor 8085 complete
PPTX
transistor transistor logic
PPTX
Memory Segmentation of 8086
8086 Microprocessor Pipeline Architecture.pptx
301378156 design-of-sram-in-verilog
Memory & I/O interfacing
Stacks & subroutines 1
Pin diagram of 8085
Intel 8051 - pin description
PIC Microcontrollers.ppt
Unit II Arm7 Thumb Instruction
VHDL-PRESENTATION.ppt
8085 interrupts
Unit II Arm 7 Introduction
Spi master core verification
8051 assembly programming
MICROCONTROLLER - INTEL 8051
SPI introduction(Serial Peripheral Interface)
8051 Microcontroller PPT's By Er. Swapnil Kaware
INTEL 80386 MICROPROCESSOR
Microprocessor 8085 complete
transistor transistor logic
Memory Segmentation of 8086
Ad

Similar to memory-interfacing.ppt (20)

PPT
interfacing1 lecture notes for eng 5.ppt
PPT
Memory intrface and addrs modes
PPTX
Interfacing memory with 8086 microprocessor
PDF
Memory_Interface.pdf
PPTX
lecture 18PART 1 Memory Interfacing.pptx
PPTX
Memory interface
PDF
PPTX
microprocessor / memory INTERFACING PPT.pptx
PDF
Microprocessor questions converted
PPTX
Advance Microprocessor application and its uses
PPTX
L10_Memory_Interfacing --> covering memory
PPTX
05 basic io_operation_part01
PPTX
INTERFACING2 [Autosaved] interfacing in Computer system
DOCX
8085 interfacing with memory chips
PDF
EE8551 mpmc unit 1 module 6
PDF
Part of UNIT2 Memory mapped IOjkl;'lk.pdf
PPTX
MICROPROCESSOR_Notes.pptx
PPT
PPTX
Interfacing address
PDF
Micro Processor And Micro Controller for engineering in Pondicherry University
interfacing1 lecture notes for eng 5.ppt
Memory intrface and addrs modes
Interfacing memory with 8086 microprocessor
Memory_Interface.pdf
lecture 18PART 1 Memory Interfacing.pptx
Memory interface
microprocessor / memory INTERFACING PPT.pptx
Microprocessor questions converted
Advance Microprocessor application and its uses
L10_Memory_Interfacing --> covering memory
05 basic io_operation_part01
INTERFACING2 [Autosaved] interfacing in Computer system
8085 interfacing with memory chips
EE8551 mpmc unit 1 module 6
Part of UNIT2 Memory mapped IOjkl;'lk.pdf
MICROPROCESSOR_Notes.pptx
Interfacing address
Micro Processor And Micro Controller for engineering in Pondicherry University
Ad

Recently uploaded (20)

PDF
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
PPTX
Construction Project Organization Group 2.pptx
PPTX
Internet of Things (IOT) - A guide to understanding
PDF
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PPT
Mechanical Engineering MATERIALS Selection
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PDF
PPT on Performance Review to get promotions
PDF
Automation-in-Manufacturing-Chapter-Introduction.pdf
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PPT
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
PDF
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
PPTX
additive manufacturing of ss316l using mig welding
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
Construction Project Organization Group 2.pptx
Internet of Things (IOT) - A guide to understanding
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
Embodied AI: Ushering in the Next Era of Intelligent Systems
Mechanical Engineering MATERIALS Selection
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PPT on Performance Review to get promotions
Automation-in-Manufacturing-Chapter-Introduction.pdf
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
additive manufacturing of ss316l using mig welding
Model Code of Practice - Construction Work - 21102022 .pdf
CYBER-CRIMES AND SECURITY A guide to understanding
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
UNIT-1 - COAL BASED THERMAL POWER PLANTS

memory-interfacing.ppt

  • 2.  The memory is made up of semiconductor material used to store the programs and data. Three types of memory is 1. Process memory 2. Primary or main memory 3. Secondary memory
  • 3. TYPICAL EPROM AND STATIC RAM: A typical semiconductor memory IC will have N address pins, M data pins (or output pins). Having two power supply pins (one for connecting required supply voltage (V and the other for connecting ground). The control signals needed for static RAM are chip select (chip enable), read control (output enable) and write control (write enable). The control signals needed for read operation in EPROM are chip select (chip enable) and read control (output enable).
  • 4. Table - Number of Address Pins and Data Pins in Memory ICs
  • 5.  DECODER: It is used to select the memory chip of processor during the execution of a program. No of IC's used for decoder is 2-4 decoder (74LS139) 3-8 decoder (74LS138) Fig - Block diagram and Truth table of 2-4 decoder
  • 6. Fig - Block diagram and Truth table of 3-8 decoder
  • 7. EXAMPLE-1 Consider a system in which the full memory space 64kb is utilized for EPROM memory. Interface the EPROM with 8085 processor. The memory capacity is 64 Kbytes. i.e 2^n = 64 x 1000 bytes where n = address lines. So, n = 16. In this system the entire 16 address lines of the processor are connected to address input pins of memory IC in order to address the internal locations of memory. The chip select (CS) pin of EPROM is permanently tied to logic low (i.e., tied to ground). Since the processor is connected to EPROM, the active low RD pin is connected to active low output enable pin of EPROM. The range of address for EPROM is 0000H to FFFFH.
  • 8. Fig - Interfacing 64Kb EPROM with 8085
  • 9. EXAMPLE-2 Consider a system in which the available 64kb memory space is equally divided between EPROM and RAM. Interface the EPROM and RAM with 8085 processor. Implement 32kb memory capacity of EPROM using single IC 27256. 32kb RAM capacity is implemented using single IC 62256. The 32kb memory requires 15 address lines and so the address lines A0 - A14 of the processor are connected to 15 address pins of both EPROM and RAM. The unused address line A15 is used as to chip select. If A15 is 1, it select RAM and If A15 is 0, it select EPROM. Inverter is used for selecting the memory. The memory used is both Ram and EPROM, so the low RD and WR pins of processor are connected to low WE and OE pins of memory respectively. The address range of EPROM will be 0000H to 7FFFH and that of RAM will be 7FFFH to FFFFH.
  • 10. Fig - Interfacing 32Kb EPROM and 32Kb RAM with 8085
  • 11. EXAMPLE-3 Consider a system in which 32kb memory space is implemented using four numbers of 8kb memory. Interface the EPROM and RAM with 8085 processor.
  • 12. Fig - Interfacing 16Kb EPROM and 16Kb RAM with 8085
  • 14. Consider a system in which the 64kb memory space is implemented using eight numbers of 8kb memory. Interface the EPROM and RAM with 8085 processor. The total memory capacity is 64Kb. So, let 4 numbers of 8Kb EPROM and 4 numbers of 8Kb RAM. Each 8kb memory requires 13 address lines. So the address line A0 - A12 of the processor are connected to 13address pins of all the memory lCs. The address lines A13, A14 and A]5 are decoded using a 3-to-8 coder to generate eight chip select signals. These eight chip select signals can be used to select one of the eight memories at any one time.