Ultra high-throughput vlsi architecture of h.265-hevc cabac encoder for uhdtv applications
Download as DOCX, PDF0 likes223 views
The document discusses an ultra-high-throughput VLSI architecture for a CABAC encoder tailored for UHDTV applications, focusing on the high throughput requirements of H.265/HEVC encoding standards. It presents optimizations such as prenormalization and bypass bin splitting to enhance performance, achieving an average output of 4.37 bins per clock cycle and a maximum clock frequency of 420 MHz. The design results in a throughput of 1836 mbin/s, surpassing existing architectures by 62.5%.
Ultra high-throughput vlsi architecture of h.265-hevc cabac encoder for uhdtv applications
- 1. ULTRA-HIGH-THROUGHPUT VLSI ARCHITECTURE OF H.265/HEVC CABAC ENCODER FOR UHDTV APPLICATIONS ABSTRACT: Ultra high definition television (UHDTV) imposes extremely high throughput requirement on video encoders based on High Efficiency Video Coding (H.265/HEVC) and Advanced Video Coding (H.264/AVC) standards. Context-adaptive binary arithmetic coding (CABAC) is the entropy coding component of these standards. In very-large-scale integration implementation, CABAC has known difficulties in being effectively pipelined and parallelized, due to the critical bin-to-bin data dependencies in its algorithm. This paper addresses the throughput requirement of CABAC encoding for UHDTV applications. The proposed optimizations including prenormalization, hybrid path coverage and lookahead rLPS to reduce the critical path delay of binary arithmetic encoding (BAE) by exploiting the incompleteness of data dependencies in rLPS updating. Meanwhile, the number of bins BAE delivers per clock cycle is increased by the proposed bypass bin splitting technique. The context modeling and binarization components are also optimized. As a result, our CABAC encoder delivers an average of 4.37 bins per clock cycle. Its maximum clock frequency reaches 420 MHz when synthesized in 90 nm. The corresponding overall throughput is 1836 Mbin/s that is 62.5% higher than the state-of-the-art architecture