SlideShare a Scribd company logo
GUJARAT TECHNOLOGICAL UNIVERSITY
                         Master of Computer Application
Subject Name: Fundamentals of Computer Organization
Subject Code: 2610004                                   (W.E.F June 2012)

Objectives: Students will learn
   The elements of Computer Organization and Architecture.
   The basic knowledge necessary to understand the hardware operation of digital
      computers.

Prerequisites: None

Contents: ( [] indicates no. of lectures )

       1. Basic Components of a digital computer [1]
       2. Basic Working of Peripheral devices [4]
              (Circuit Diagrams not necessary)
               Key board
               Mouse
               Display Unit
               Printer
               Multimedia Projector
               Scanner
        3. Introduction to Number System [9]
               Decimal System
               Bistable Devices
               Counting in Binary System
               Binary Addition and Subtraction
               Converting Decimal Number to Binary
               Negative Numbers
               Use of Complements to represent negative numbers
               Complements in other number system
               Binary Number Complements
               Weighted Code
                     o BCD Code
               Octal and Hexadecimal Number System
        4. Boolean Algebra and Logic Gates [9]
               Fundamental Concepts of Boolean Algebra
               Logic Gates
               Logical Multiplication
               AND Gate and OR Gate
               Complementation and Inverts
               Evaluation of logical Expression
 Evaluation of an Expression containing Parenthesis
         Basic Laws of Boolean Algebra
         Proof by Perfect Induction
         Simplification of Expressions
         De Morgan’s Theorems
         Basic Duality of Boolean Algebra
         Derivation of a Boolean Algebra
         Interconnecting Gates
         Sum of Products And Product of Sums
         Derivation of POS Expression
         Derivation of 3 input variables expression
         NAND Gates and NOR Gates
         K-Map Method for Simplifying Boolean Expressions
         Subcubes and Covering
         POS Expression and Don’t Care
         Design Using NAND Gates Only
         Design Using NOR Gates
5.   Basic Concepts of Sequential Logic [3]
         RS Flip Flop
         A Basic Shift Register
         Binary Counter (Asynchronous) Counter
6.   Basic Concepts of Combinational Logic [4]
         Construction of ALU
         Integer Representation
         1 bit Binary Half Adder
         1 bit Binary Full Adder
         Positive and Negative Number
         Addition in 1’s Complement System
         Addition in 2’s Complement System
         Shift Operation
         Logical and Modulo Operations (Circuit Diagrams not necessary)
         Basic working and application of Multiplexer
7.   Introduction to Memory and Storage Devices [4]
         Random Access Memories
         Basic Memory Cell
         Static RAM         (Circuit Diagrams not necessary)
         Dynamic RAM (Circuit Diagrams not necessary)
         ROM
         Magnetic Disk Memories
8.   Introduction to Buses [1]
         Interfacing Buses (Circuit Diagrams not necessary)
         Concepts of Address Bus, Data Bus and Control Bus,
           Bus Width         (Circuit Diagrams not necessary)
9. Introduction to Control Unit [2]
               Construction of Instruction Word
               Instruction Cycle and Execution Cycle organization
                 of Control Registers
       10. Basic Concepts of Computer Organization [6]
               Instruction Word Formats-Number of Addresses
               Representation of Instruction and Data
               Addressing Techniques
               Direct Addressing
               Immediate Addressing
               Relative Addressing
               Indirect Addressing
               Indexed Addressing
       11. Introduction to Intel 8086 Architecture [7]
               Introduction
               Bus Interface Unit
               Execution Unit
               Introduction to Instruction Set
               Data Addressing Modes
               Instruction Format
               Working of MOV, ADD, SUB, MUL, DIV,
                 CMP, IMC, DEC, NEG, AND, OR, NOT, XOR
                 instructions


Main Reference Book(s):

      A. Digital Computer Fundamentals, Tata McGraw Hill, 6th Edition,
         Thomas C. Bartee
      B. Microprocessor 8086 – Architecture, Programming and Interfacing, Prentice
         Hall India (PHI), Sunil Mathur

Other Reference Book(s):
      1. Computer System Architecture, PHI/Pearson Education, 3rd Edition,
         M. Morris Mano

Unit wise Coverage from the main reference book – A:

      Unit – 1: Chapter – 1: 1.7
      Unit – 3: Chapter – 2: 2.1 to 2.13
      Unit – 4: Chapter – 3: 3.1 to 3.22
      Unit – 5: Chapter – 4: 4.1, 4.7, 4.8
      Unit – 6: Chapter – 5: 5.1 to 5.4, 5.6 to 5.8, 5.14, 5.15, 5.19, 5.20
      Unit – 7: Chapter – 6: 6.1, 6.2, 6.7 to 6.10
Unit – 8: Chapter – 8: 8.2, 8.3
       Unit – 9: Chapter – 9: 9.1, 9.2
       Unit - 10: Chapter – 10: 10.1 to 10.9 (Except 10.6)


Unit wise Coverage from the main reference book – B:
       Unit – 11: Chapter – 2(2.1, 2.2), Chapter – 4(4.1, 4.2.1, 4.3, 4.5)

Unit – 2: To be covered from Internet/latest books

Accomplishments of the student after completing the course:
    Students will get the knowledge of computer organization and architecture.
    They will know the actual working and organization of digital computer system.

                                       -x-x-x-x-x-x-

More Related Content

DOC
2nd sem
PDF
IRJET- Chatbot Using Gated End-to-End Memory Networks
PPT
Chap 02
PDF
Gr2512211225
PDF
Efficient video compression using EZWT
PDF
GSP 125 Final Exam Guide
PDF
A bidirectional text transcription of braille for odia, hindi, telugu and eng...
PDF
Ijarcet vol-2-issue-7-2230-2231
2nd sem
IRJET- Chatbot Using Gated End-to-End Memory Networks
Chap 02
Gr2512211225
Efficient video compression using EZWT
GSP 125 Final Exam Guide
A bidirectional text transcription of braille for odia, hindi, telugu and eng...
Ijarcet vol-2-issue-7-2230-2231

What's hot (18)

PDF
Gsp 125 final exam guide
PDF
A Study of BFLOAT16 for Deep Learning Training
PDF
GSP 125 Final Exam Guide
PDF
DESIGN AND IMPLEMENTATION OF BINARY NEURAL NETWORK LEARNING WITH FUZZY CLUSTE...
PPTX
Network layer,ipv4, Classful Addressing,notations, Classless addressing,class...
PPT
Chap 04
PDF
Investigations on Hybrid Learning in ANFIS
PDF
Improvement in Traditional Set Partitioning in Hierarchical Trees (SPIHT) Alg...
PDF
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
PDF
ENSEMBLE MODEL FOR CHUNKING
PDF
RTL Verification and FPGA Implementation of 4x4 Vedic Multiplier
PDF
COMPUTER COMMUNICATION NETWORKS -IPv4
PPTX
BrailleOCR: An Open Source Document to Braille Converter Application
PDF
Welcome to International Journal of Engineering Research and Development (IJERD)
PDF
Optical Character Recognition
PDF
Enhancement of DES Algorithm with Multi State Logic
Gsp 125 final exam guide
A Study of BFLOAT16 for Deep Learning Training
GSP 125 Final Exam Guide
DESIGN AND IMPLEMENTATION OF BINARY NEURAL NETWORK LEARNING WITH FUZZY CLUSTE...
Network layer,ipv4, Classful Addressing,notations, Classless addressing,class...
Chap 04
Investigations on Hybrid Learning in ANFIS
Improvement in Traditional Set Partitioning in Hierarchical Trees (SPIHT) Alg...
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
ENSEMBLE MODEL FOR CHUNKING
RTL Verification and FPGA Implementation of 4x4 Vedic Multiplier
COMPUTER COMMUNICATION NETWORKS -IPv4
BrailleOCR: An Open Source Document to Braille Converter Application
Welcome to International Journal of Engineering Research and Development (IJERD)
Optical Character Recognition
Enhancement of DES Algorithm with Multi State Logic
Ad

Similar to Fundamentals of Computer Organization(FCO)2610004_wefjune2012 (20)

DOC
Mca co qb
PPTX
Computer organization and architecture Chapter 1-1.pptx
PPTX
1st semester uni Lecture-1 Logic Gates.pptx
DOCX
CSS1C05 ---computer organization and architecture
PPTX
EE5440 – Computer Architecture - Lecture 1
PPTX
.Comp Org and Arch All_Slide_1711695396000.pptx
PPT
(2) logic design lec foe-rd
PPT
microprocessors
PPTX
Ch5_MorrisMano.pptx
PPTX
Computer arch
DOC
131405 dlc syllabus
PDF
MSc CST (5yr Integrated Course ) Syllabus - Madras University
PDF
CS304PC:Computer Organization and Architecture UNIT I.pdf
PDF
5and6 electronics
DOC
Anna University M.E Sy
DOC
Embedded
PDF
PPSX
Coa presentation1
PPTX
CSA PPT UNIT 1.pptx
Mca co qb
Computer organization and architecture Chapter 1-1.pptx
1st semester uni Lecture-1 Logic Gates.pptx
CSS1C05 ---computer organization and architecture
EE5440 – Computer Architecture - Lecture 1
.Comp Org and Arch All_Slide_1711695396000.pptx
(2) logic design lec foe-rd
microprocessors
Ch5_MorrisMano.pptx
Computer arch
131405 dlc syllabus
MSc CST (5yr Integrated Course ) Syllabus - Madras University
CS304PC:Computer Organization and Architecture UNIT I.pdf
5and6 electronics
Anna University M.E Sy
Embedded
Coa presentation1
CSA PPT UNIT 1.pptx
Ad

Recently uploaded (20)

PPTX
Machine Learning_overview_presentation.pptx
PDF
Network Security Unit 5.pdf for BCA BBA.
PDF
Spectral efficient network and resource selection model in 5G networks
PPTX
Big Data Technologies - Introduction.pptx
PPTX
Digital-Transformation-Roadmap-for-Companies.pptx
PDF
cuic standard and advanced reporting.pdf
PDF
NewMind AI Weekly Chronicles - August'25-Week II
PDF
Agricultural_Statistics_at_a_Glance_2022_0.pdf
PDF
Assigned Numbers - 2025 - Bluetooth® Document
PDF
Machine learning based COVID-19 study performance prediction
PDF
gpt5_lecture_notes_comprehensive_20250812015547.pdf
PPTX
sap open course for s4hana steps from ECC to s4
PDF
Electronic commerce courselecture one. Pdf
PDF
Building Integrated photovoltaic BIPV_UPV.pdf
DOCX
The AUB Centre for AI in Media Proposal.docx
PDF
7 ChatGPT Prompts to Help You Define Your Ideal Customer Profile.pdf
PDF
Reach Out and Touch Someone: Haptics and Empathic Computing
PDF
Per capita expenditure prediction using model stacking based on satellite ima...
PDF
Architecting across the Boundaries of two Complex Domains - Healthcare & Tech...
PDF
Optimiser vos workloads AI/ML sur Amazon EC2 et AWS Graviton
Machine Learning_overview_presentation.pptx
Network Security Unit 5.pdf for BCA BBA.
Spectral efficient network and resource selection model in 5G networks
Big Data Technologies - Introduction.pptx
Digital-Transformation-Roadmap-for-Companies.pptx
cuic standard and advanced reporting.pdf
NewMind AI Weekly Chronicles - August'25-Week II
Agricultural_Statistics_at_a_Glance_2022_0.pdf
Assigned Numbers - 2025 - Bluetooth® Document
Machine learning based COVID-19 study performance prediction
gpt5_lecture_notes_comprehensive_20250812015547.pdf
sap open course for s4hana steps from ECC to s4
Electronic commerce courselecture one. Pdf
Building Integrated photovoltaic BIPV_UPV.pdf
The AUB Centre for AI in Media Proposal.docx
7 ChatGPT Prompts to Help You Define Your Ideal Customer Profile.pdf
Reach Out and Touch Someone: Haptics and Empathic Computing
Per capita expenditure prediction using model stacking based on satellite ima...
Architecting across the Boundaries of two Complex Domains - Healthcare & Tech...
Optimiser vos workloads AI/ML sur Amazon EC2 et AWS Graviton

Fundamentals of Computer Organization(FCO)2610004_wefjune2012

  • 1. GUJARAT TECHNOLOGICAL UNIVERSITY Master of Computer Application Subject Name: Fundamentals of Computer Organization Subject Code: 2610004 (W.E.F June 2012) Objectives: Students will learn  The elements of Computer Organization and Architecture.  The basic knowledge necessary to understand the hardware operation of digital computers. Prerequisites: None Contents: ( [] indicates no. of lectures ) 1. Basic Components of a digital computer [1] 2. Basic Working of Peripheral devices [4] (Circuit Diagrams not necessary)  Key board  Mouse  Display Unit  Printer  Multimedia Projector  Scanner 3. Introduction to Number System [9]  Decimal System  Bistable Devices  Counting in Binary System  Binary Addition and Subtraction  Converting Decimal Number to Binary  Negative Numbers  Use of Complements to represent negative numbers  Complements in other number system  Binary Number Complements  Weighted Code o BCD Code  Octal and Hexadecimal Number System 4. Boolean Algebra and Logic Gates [9]  Fundamental Concepts of Boolean Algebra  Logic Gates  Logical Multiplication  AND Gate and OR Gate  Complementation and Inverts  Evaluation of logical Expression
  • 2.  Evaluation of an Expression containing Parenthesis  Basic Laws of Boolean Algebra  Proof by Perfect Induction  Simplification of Expressions  De Morgan’s Theorems  Basic Duality of Boolean Algebra  Derivation of a Boolean Algebra  Interconnecting Gates  Sum of Products And Product of Sums  Derivation of POS Expression  Derivation of 3 input variables expression  NAND Gates and NOR Gates  K-Map Method for Simplifying Boolean Expressions  Subcubes and Covering  POS Expression and Don’t Care  Design Using NAND Gates Only  Design Using NOR Gates 5. Basic Concepts of Sequential Logic [3]  RS Flip Flop  A Basic Shift Register  Binary Counter (Asynchronous) Counter 6. Basic Concepts of Combinational Logic [4]  Construction of ALU  Integer Representation  1 bit Binary Half Adder  1 bit Binary Full Adder  Positive and Negative Number  Addition in 1’s Complement System  Addition in 2’s Complement System  Shift Operation  Logical and Modulo Operations (Circuit Diagrams not necessary)  Basic working and application of Multiplexer 7. Introduction to Memory and Storage Devices [4]  Random Access Memories  Basic Memory Cell  Static RAM (Circuit Diagrams not necessary)  Dynamic RAM (Circuit Diagrams not necessary)  ROM  Magnetic Disk Memories 8. Introduction to Buses [1]  Interfacing Buses (Circuit Diagrams not necessary)  Concepts of Address Bus, Data Bus and Control Bus, Bus Width (Circuit Diagrams not necessary)
  • 3. 9. Introduction to Control Unit [2]  Construction of Instruction Word  Instruction Cycle and Execution Cycle organization of Control Registers 10. Basic Concepts of Computer Organization [6]  Instruction Word Formats-Number of Addresses  Representation of Instruction and Data  Addressing Techniques  Direct Addressing  Immediate Addressing  Relative Addressing  Indirect Addressing  Indexed Addressing 11. Introduction to Intel 8086 Architecture [7]  Introduction  Bus Interface Unit  Execution Unit  Introduction to Instruction Set  Data Addressing Modes  Instruction Format  Working of MOV, ADD, SUB, MUL, DIV, CMP, IMC, DEC, NEG, AND, OR, NOT, XOR instructions Main Reference Book(s): A. Digital Computer Fundamentals, Tata McGraw Hill, 6th Edition, Thomas C. Bartee B. Microprocessor 8086 – Architecture, Programming and Interfacing, Prentice Hall India (PHI), Sunil Mathur Other Reference Book(s): 1. Computer System Architecture, PHI/Pearson Education, 3rd Edition, M. Morris Mano Unit wise Coverage from the main reference book – A: Unit – 1: Chapter – 1: 1.7 Unit – 3: Chapter – 2: 2.1 to 2.13 Unit – 4: Chapter – 3: 3.1 to 3.22 Unit – 5: Chapter – 4: 4.1, 4.7, 4.8 Unit – 6: Chapter – 5: 5.1 to 5.4, 5.6 to 5.8, 5.14, 5.15, 5.19, 5.20 Unit – 7: Chapter – 6: 6.1, 6.2, 6.7 to 6.10
  • 4. Unit – 8: Chapter – 8: 8.2, 8.3 Unit – 9: Chapter – 9: 9.1, 9.2 Unit - 10: Chapter – 10: 10.1 to 10.9 (Except 10.6) Unit wise Coverage from the main reference book – B: Unit – 11: Chapter – 2(2.1, 2.2), Chapter – 4(4.1, 4.2.1, 4.3, 4.5) Unit – 2: To be covered from Internet/latest books Accomplishments of the student after completing the course:  Students will get the knowledge of computer organization and architecture.  They will know the actual working and organization of digital computer system. -x-x-x-x-x-x-