A High-Efficiency 6.78-MHz Full Active Rectifier With Adaptive Time Delay Control for Wireless Power Transmission
Download as DOCX, PDF0 likes50 views
This document describes a high-efficiency 6.78-MHz full active rectifier designed for wireless power transmission using GaN devices and a CMOS controller. It features an adaptive time delay control circuit that enhances conduction intervals, reduces power loss, and eliminates reverse leakage current, achieving a peak power transfer efficiency of 91.8% with a maximum output current of 3A at 5V. The implementation utilizes a high voltage 0.18-μm CMOS process, with the power stage integrated on the same PCB.
1 of 2
Download to read offline
More Related Content
What's hot (17)
Ad
Similar to A High-Efficiency 6.78-MHz Full Active Rectifier With Adaptive Time Delay Control for Wireless Power Transmission (20)
Ad
More from JAYAPRAKASH JPINFOTECH (20)
Recently uploaded (20)
A High-Efficiency 6.78-MHz Full Active Rectifier With Adaptive Time Delay Control for Wireless Power Transmission
- 1. A High-Efficiency 6.78-MHz Full Active Rectifier with Adaptive Time Delay Control for Wireless Power Transmission ABSTRACT: This paper presents a full active rectifier consisting of GaN devices and a CMOS controller designed for wireless power transmission in high-power consumer devices. An adaptive time delay control circuit is developed to maximize the conduction interval of the GaN switch, which can significantly reduce the power loss caused by the forward voltage imposed by the diode. The proposed control algorithm also eliminates the reverse leakage current of the rectifier, and thus further improves its power transfer efficiency. The controller implemented based on a high voltage 0.18-µm CMOS process and the power stage consisting of four GaN transistors are assembled on the same printed circuit board (PCB) board. The proposed rectifier provides a maximum output current of 3 A at 5 V, with a 6.78- MHz ac input voltage. Its peak power transfer efficiency is 91.8%. The proposed architecture of this paper analysis the logic size, area and power consumption using Tanner tool.