SlideShare a Scribd company logo
A MIXED-DECIMATION MDF ARCHITECTURE
FOR RADIX-2K PARALLEL FFT
ABSTRACT:
This paper presents a mixed-decimation multipath delay feedback (M2 DF)
approach for the radix-2k fast Fourier transform. We employ the principle of folding
transformation to derive the proposed architecture, which activates the idle period of arithmetic
modules in multipath delay feedback (MDF) architectures by integrating the decimation-in-time
operations into the decimation-in-frequency-operated computing units. Furthermore, we compare
the proposed design with other efficient schemes, namely, the MDF and the multipath delay
commutator (MDC) scheme theoretically and experimentally. Relying on the obtained
expressions and statistics, it can be concluded that the M2DF design serves as an efficient
alternative to the MDF scheme, since it achieves improved efficiency in the utilization of
arithmetic resources without deteriorating the superiorities of feedback structures. In addition,
the recommended design performs better in memory requirement and computing delay compared
with the MDC approach.

More Related Content

DOCX
An optimized modified booth recoder for efficient design of the add multiply ...
DOCX
Mi0034 summer-2016
PDF
An Area Efficient Mixed Decimation MDF Architecture for Radix 22 Parallel FFT
PDF
A MULTI-OBJECTIVE PERSPECTIVE FOR OPERATOR SCHEDULING USING FINEGRAINED DVS A...
PDF
3 - A critical review on the usual DCT Implementations (presented in a Malays...
PDF
A novel architecture of rns based
PDF
Memory and I/O optimized rectilinear Steiner minimum tree routing for VLSI
An optimized modified booth recoder for efficient design of the add multiply ...
Mi0034 summer-2016
An Area Efficient Mixed Decimation MDF Architecture for Radix 22 Parallel FFT
A MULTI-OBJECTIVE PERSPECTIVE FOR OPERATOR SCHEDULING USING FINEGRAINED DVS A...
3 - A critical review on the usual DCT Implementations (presented in a Malays...
A novel architecture of rns based
Memory and I/O optimized rectilinear Steiner minimum tree routing for VLSI

What's hot (15)

PPT
Chap3 slides
DOCX
Bca3020 database management system
PPT
Chapter25
PDF
Iaetsd vlsi architecture for exploiting carry save arithmetic using verilog hdl
DOCX
Design and analysis of approximate
PPTX
8 drived horizontal fragmentation
PPT
PMML - Predictive Model Markup Language
PDF
Design and Implementation of a Cache Hierarchy-Aware Task Scheduling for Para...
PPT
Parallel Algorithm Models
PPTX
Circuit Partitioning for VLSI Layout presented by Oveis Dehghantanha
PDF
basic concept of ddbms
PDF
PERFORMANCE FACTORS OF CLOUD COMPUTING DATA CENTERS USING [(M/G/1) : (∞/GDMOD...
PPTX
Vlsi physical design automation on partitioning
PDF
An Index-first Addressing Scheme for Multi-level Caches
Chap3 slides
Bca3020 database management system
Chapter25
Iaetsd vlsi architecture for exploiting carry save arithmetic using verilog hdl
Design and analysis of approximate
8 drived horizontal fragmentation
PMML - Predictive Model Markup Language
Design and Implementation of a Cache Hierarchy-Aware Task Scheduling for Para...
Parallel Algorithm Models
Circuit Partitioning for VLSI Layout presented by Oveis Dehghantanha
basic concept of ddbms
PERFORMANCE FACTORS OF CLOUD COMPUTING DATA CENTERS USING [(M/G/1) : (∞/GDMOD...
Vlsi physical design automation on partitioning
An Index-first Addressing Scheme for Multi-level Caches
Ad

Similar to A mixed decimation mdf architecture for radix-2k parallel fft (20)

DOCX
A combined sdc
DOCX
s.Magesh kumar DECE,BTECH,ME (ASAN MEMORIAL COLLEGE OF ENGINEERING AND TECHNO...
PDF
IRJET- Low Complexity Pipelined FFT Design for High Throughput and Low Densit...
PDF
IRJET - Design and Implementation of FFT using Compressor with XOR Gate Topology
PDF
Aw25293296
PDF
PDF
A Novel VLSI Architecture for FFT Utilizing Proposed 4:2 & 7:2 Compressor
PDF
HIGH PERFORMANCE SPLIT RADIX FFT
PDF
High Performance MAC Unit for FFT Implementation
PDF
IRJET- VLSI Architecture for Reversible Radix-2 FFT Algorithm using Programma...
DOCX
Novel design algorithm for low complexity programmable fir filters based on e...
PDF
IMPLEMENTATION OF SDC - SDF ARCHITECTURE FOR RADIX-4 FFT
PDF
Iaetsd pipelined parallel fft architecture through folding transformation
PDF
Performance Analysis of OFDM Transceiver with Folded FFT and LMS Filter
PDF
Gn3311521155
PDF
IRJET- Implementation of Reversible Radix-2 FFT VLSI Architecture using P...
PPT
PDF
A Novel Approach of Area-Efficient FIR Filter Design Using Distributed Arithm...
PDF
FPGA BASED IMPLEMENTATION OF DELAY OPTIMISED DOUBLE PRECISION IEEE FLOATING-P...
PDF
A05410105
A combined sdc
s.Magesh kumar DECE,BTECH,ME (ASAN MEMORIAL COLLEGE OF ENGINEERING AND TECHNO...
IRJET- Low Complexity Pipelined FFT Design for High Throughput and Low Densit...
IRJET - Design and Implementation of FFT using Compressor with XOR Gate Topology
Aw25293296
A Novel VLSI Architecture for FFT Utilizing Proposed 4:2 & 7:2 Compressor
HIGH PERFORMANCE SPLIT RADIX FFT
High Performance MAC Unit for FFT Implementation
IRJET- VLSI Architecture for Reversible Radix-2 FFT Algorithm using Programma...
Novel design algorithm for low complexity programmable fir filters based on e...
IMPLEMENTATION OF SDC - SDF ARCHITECTURE FOR RADIX-4 FFT
Iaetsd pipelined parallel fft architecture through folding transformation
Performance Analysis of OFDM Transceiver with Folded FFT and LMS Filter
Gn3311521155
IRJET- Implementation of Reversible Radix-2 FFT VLSI Architecture using P...
A Novel Approach of Area-Efficient FIR Filter Design Using Distributed Arithm...
FPGA BASED IMPLEMENTATION OF DELAY OPTIMISED DOUBLE PRECISION IEEE FLOATING-P...
A05410105
Ad

More from I3E Technologies (20)

PPTX
Design of a low voltage low-dropout regulator
PPTX
An efficient constant multiplier architecture based on vertical horizontal bi...
PPTX
Aging aware reliable multiplier design with adaptive hold logic
PPTX
A high performance fir filter architecture for fixed and reconfigurable appli...
PPTX
A generalized algorithm and reconfigurable architecture for efficient and sca...
PPTX
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
PPTX
Reverse converter design via parallel prefix adders novel components, method...
PPTX
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
PPTX
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
PPTX
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
PPTX
Ultrasparse ac link converters
PPTX
Single inductor dual-output buck–boost power factor correction converter
PPTX
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
PPTX
Resonance analysis and soft switching design of isolated boost converter with...
PPTX
Reliability evaluation of conventional and interleaved dc–dc boost converters
PPTX
Power factor corrected zeta converter based improved power quality switched m...
PPTX
Pfc cuk converter fed bldc motor drive
PPTX
Optimized operation of current fed dual active bridge dc dc converter for pv ...
PPTX
Online variable topology type photovoltaic grid-connected inverter
Design of a low voltage low-dropout regulator
An efficient constant multiplier architecture based on vertical horizontal bi...
Aging aware reliable multiplier design with adaptive hold logic
A high performance fir filter architecture for fixed and reconfigurable appli...
A generalized algorithm and reconfigurable architecture for efficient and sca...
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
Reverse converter design via parallel prefix adders novel components, method...
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Ultrasparse ac link converters
Single inductor dual-output buck–boost power factor correction converter
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Resonance analysis and soft switching design of isolated boost converter with...
Reliability evaluation of conventional and interleaved dc–dc boost converters
Power factor corrected zeta converter based improved power quality switched m...
Pfc cuk converter fed bldc motor drive
Optimized operation of current fed dual active bridge dc dc converter for pv ...
Online variable topology type photovoltaic grid-connected inverter

Recently uploaded (20)

PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PPTX
additive manufacturing of ss316l using mig welding
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PPTX
Foundation to blockchain - A guide to Blockchain Tech
PPTX
Lecture Notes Electrical Wiring System Components
PPTX
OOP with Java - Java Introduction (Basics)
PPTX
MCN 401 KTU-2019-PPE KITS-MODULE 2.pptx
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PPTX
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PDF
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
PDF
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
PPTX
web development for engineering and engineering
PPTX
UNIT 4 Total Quality Management .pptx
PPT
Project quality management in manufacturing
PPTX
CH1 Production IntroductoryConcepts.pptx
PPTX
Construction Project Organization Group 2.pptx
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PPTX
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
Embodied AI: Ushering in the Next Era of Intelligent Systems
additive manufacturing of ss316l using mig welding
Model Code of Practice - Construction Work - 21102022 .pdf
Foundation to blockchain - A guide to Blockchain Tech
Lecture Notes Electrical Wiring System Components
OOP with Java - Java Introduction (Basics)
MCN 401 KTU-2019-PPE KITS-MODULE 2.pptx
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
R24 SURVEYING LAB MANUAL for civil enggi
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
Operating System & Kernel Study Guide-1 - converted.pdf
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
web development for engineering and engineering
UNIT 4 Total Quality Management .pptx
Project quality management in manufacturing
CH1 Production IntroductoryConcepts.pptx
Construction Project Organization Group 2.pptx
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd

A mixed decimation mdf architecture for radix-2k parallel fft

  • 1. A MIXED-DECIMATION MDF ARCHITECTURE FOR RADIX-2K PARALLEL FFT ABSTRACT: This paper presents a mixed-decimation multipath delay feedback (M2 DF) approach for the radix-2k fast Fourier transform. We employ the principle of folding transformation to derive the proposed architecture, which activates the idle period of arithmetic modules in multipath delay feedback (MDF) architectures by integrating the decimation-in-time operations into the decimation-in-frequency-operated computing units. Furthermore, we compare the proposed design with other efficient schemes, namely, the MDF and the multipath delay commutator (MDC) scheme theoretically and experimentally. Relying on the obtained expressions and statistics, it can be concluded that the M2DF design serves as an efficient alternative to the MDF scheme, since it achieves improved efficiency in the utilization of arithmetic resources without deteriorating the superiorities of feedback structures. In addition, the recommended design performs better in memory requirement and computing delay compared with the MDC approach.