SlideShare a Scribd company logo
Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT)
1
Course : Digital System Design
Topic : BCD ADDER
Course Instructor : Mrs. CH.Harini
Department : ECE
Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT)
06/17/2025 2
At the end of this session, you will be able to
• Understand procedure to design a code converter
Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT)
06/17/2025 3
BCD adder
BCD adder refers to a 4-bit binary adder that can add two 4-bit words of BCD format. The output
of the addition is a BCD-format 4-bit output word, which defines the decimal sum of the addend
and augend and a carry that is created in case this sum exceeds a decimal value of 9.
Therefore, BCD adders can implement decimal addition.
Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT)
06/17/2025 4
Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT)
06/17/2025 5
. In this table, K is the carry. The subscripts below the letter Z define the weights. The
weights, according to the table, are 8, 4, 2, and 1. These weights can be allotted to the four
bits in BCD code. The first column contains the binary sum as in the outputs of a 4-bit binary
adder.
The second column contains the output sum of two decimal numbers that are represented in
BCD. If the binary sum is less than or equal to 1001, then the corresponding BCD number is
identical, and therefore, there is no need for conversion.
The decimal numbers in BCD are inserted by operating one 4-bit binary adder and by
implementing arithmetic operations one digit at a time. It can make a binary sum, the first
addition is implemented on the low-order pair of BCD digits.
In case the output is equal to or higher than 1010, it can be set right by inserting 0110 to the
binary sum. This can make an output carry necessarily for the next pair of significant
numbers.
Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT)
06/17/2025 6
.Therefore, the consecutive high-order pair of numbers along with input-carry is inserted to
create their binary sum. In case this output is higher than or equal to 1010, it is set right by
inserting 0110. This procedure is repeated just before each decimal digit is added.
It helps change the logic circuit that identifies the needed corrections. When the binary
sum has an output carry K = 1, a correction is needed. Different six combinations are
beginning from 1010 to 1111 that needed corrections have a 1 in position Z8. It can
differentiate them from binary 1000 and 1001, which also receive a 1 in position Z8, it is
defined that either Z4 or Z2 should have a 1.
The following Boolean function can define the condition for a correction and an output
carry −
C = K + Z8Z4 + Z8Z2
In case C = 1, 0110 is added to the binary sum and an output-carry is supported for the
next stage.
Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT)
06/17/2025 7
Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT)
06/17/2025 8
THANK YOU

More Related Content

PDF
Decimal adder
PPT
Presentation on bcd adder
PDF
Q044067780
PPTX
COMBINATIONAL CIRCUITS
PPTX
Lecture-5a - Half and Full Adxcccder.pptx
PPTX
Chapter 5: Cominational Logic with MSI and LSI
PDF
A High performance unified BCD adder/Subtractor
Decimal adder
Presentation on bcd adder
Q044067780
COMBINATIONAL CIRCUITS
Lecture-5a - Half and Full Adxcccder.pptx
Chapter 5: Cominational Logic with MSI and LSI
A High performance unified BCD adder/Subtractor

Similar to BCD ADDER - Combinational Circuits of Digital Circuits Design (20)

PPTX
DLD Lecture No 20 Look Ahead Carry Generator, Binary Subtractors and BCD Add...
PPT
Chapter 4 combinational_logic
PDF
Design of high speed area optimized binary coded
PPTX
PPTX
DCF-Combinational circuit
PPTX
Lecture-5b - BCD Adder and Carry Propagation, Comparator (2).pptx
PDF
Lecture5 Chapter4- Design Decimal Adder and Binary Multiplier Circuits.pdf
PDF
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
PDF
Chapter-04.pdf
PPTX
Lecture 18 M - Copy.pptx
PPTX
Unit 4 combinational circuit
PPT
combinational-circuit (1).ppt
PDF
Lect 1 unit 2.pdf
PPTX
BCD ADDER (1).pptx
PPTX
Module_3_Codes and Arithmetic operation.pptx
PDF
Combinational logic 1
PPTX
BCD ADDER (1).pptx
PPT
Binary coded decimal r004
PPTX
PPT - 2.pptx
PPT
Comp Arithmetic Basic.ppt
DLD Lecture No 20 Look Ahead Carry Generator, Binary Subtractors and BCD Add...
Chapter 4 combinational_logic
Design of high speed area optimized binary coded
DCF-Combinational circuit
Lecture-5b - BCD Adder and Carry Propagation, Comparator (2).pptx
Lecture5 Chapter4- Design Decimal Adder and Binary Multiplier Circuits.pdf
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
Chapter-04.pdf
Lecture 18 M - Copy.pptx
Unit 4 combinational circuit
combinational-circuit (1).ppt
Lect 1 unit 2.pdf
BCD ADDER (1).pptx
Module_3_Codes and Arithmetic operation.pptx
Combinational logic 1
BCD ADDER (1).pptx
Binary coded decimal r004
PPT - 2.pptx
Comp Arithmetic Basic.ppt
Ad

Recently uploaded (20)

DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PPTX
Construction Project Organization Group 2.pptx
PPTX
Internet of Things (IOT) - A guide to understanding
PPTX
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PDF
III.4.1.2_The_Space_Environment.p pdffdf
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PPTX
CH1 Production IntroductoryConcepts.pptx
PPTX
Safety Seminar civil to be ensured for safe working.
PPTX
additive manufacturing of ss316l using mig welding
PPTX
Artificial Intelligence
PDF
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
PDF
Automation-in-Manufacturing-Chapter-Introduction.pdf
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PPTX
Current and future trends in Computer Vision.pptx
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PDF
BIO-INSPIRED HORMONAL MODULATION AND ADAPTIVE ORCHESTRATION IN S-AI-GPT
PDF
Unit I ESSENTIAL OF DIGITAL MARKETING.pdf
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
Operating System & Kernel Study Guide-1 - converted.pdf
Construction Project Organization Group 2.pptx
Internet of Things (IOT) - A guide to understanding
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
III.4.1.2_The_Space_Environment.p pdffdf
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
CH1 Production IntroductoryConcepts.pptx
Safety Seminar civil to be ensured for safe working.
additive manufacturing of ss316l using mig welding
Artificial Intelligence
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
Automation-in-Manufacturing-Chapter-Introduction.pdf
R24 SURVEYING LAB MANUAL for civil enggi
Current and future trends in Computer Vision.pptx
Embodied AI: Ushering in the Next Era of Intelligent Systems
BIO-INSPIRED HORMONAL MODULATION AND ADAPTIVE ORCHESTRATION IN S-AI-GPT
Unit I ESSENTIAL OF DIGITAL MARKETING.pdf
Ad

BCD ADDER - Combinational Circuits of Digital Circuits Design

  • 1. Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT) 1 Course : Digital System Design Topic : BCD ADDER Course Instructor : Mrs. CH.Harini Department : ECE
  • 2. Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT) 06/17/2025 2 At the end of this session, you will be able to • Understand procedure to design a code converter
  • 3. Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT) 06/17/2025 3 BCD adder BCD adder refers to a 4-bit binary adder that can add two 4-bit words of BCD format. The output of the addition is a BCD-format 4-bit output word, which defines the decimal sum of the addend and augend and a carry that is created in case this sum exceeds a decimal value of 9. Therefore, BCD adders can implement decimal addition.
  • 4. Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT) 06/17/2025 4
  • 5. Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT) 06/17/2025 5 . In this table, K is the carry. The subscripts below the letter Z define the weights. The weights, according to the table, are 8, 4, 2, and 1. These weights can be allotted to the four bits in BCD code. The first column contains the binary sum as in the outputs of a 4-bit binary adder. The second column contains the output sum of two decimal numbers that are represented in BCD. If the binary sum is less than or equal to 1001, then the corresponding BCD number is identical, and therefore, there is no need for conversion. The decimal numbers in BCD are inserted by operating one 4-bit binary adder and by implementing arithmetic operations one digit at a time. It can make a binary sum, the first addition is implemented on the low-order pair of BCD digits. In case the output is equal to or higher than 1010, it can be set right by inserting 0110 to the binary sum. This can make an output carry necessarily for the next pair of significant numbers.
  • 6. Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT) 06/17/2025 6 .Therefore, the consecutive high-order pair of numbers along with input-carry is inserted to create their binary sum. In case this output is higher than or equal to 1010, it is set right by inserting 0110. This procedure is repeated just before each decimal digit is added. It helps change the logic circuit that identifies the needed corrections. When the binary sum has an output carry K = 1, a correction is needed. Different six combinations are beginning from 1010 to 1111 that needed corrections have a 1 in position Z8. It can differentiate them from binary 1000 and 1001, which also receive a 1 in position Z8, it is defined that either Z4 or Z2 should have a 1. The following Boolean function can define the condition for a correction and an output carry − C = K + Z8Z4 + Z8Z2 In case C = 1, 0110 is added to the binary sum and an output-carry is supported for the next stage.
  • 7. Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT) 06/17/2025 7
  • 8. Nadimpalli Satyanarayana Raju Institute of Technology (NSRIT) 06/17/2025 8 THANK YOU