SlideShare a Scribd company logo
Silberschatz, Galvin and Gagne ©20022.1
Chapter 2: Computer-System Structures
Computer System Operation
I/O Structure
Storage Structure
Storage Hierarchy
Hardware Protection
General System Architecture
Silberschatz, Galvin and Gagne ©20022.2
Computer-System Architecture
Silberschatz, Galvin and Gagne ©20022.3
Computer-System Operation
I/O devices and the CPU can execute concurrently.
Each device controller is in charge of a particular device
type.
Each device controller has a local buffer.
CPU moves data from/to main memory to/from local
buffers
I/O is from the device to local buffer of controller.
Device controller informs CPU that it has finished its
operation by causing an interrupt.
Silberschatz, Galvin and Gagne ©20022.4
Common Functions of Interrupts
Interrupt transfers control to the interrupt service routine
generally, through the interrupt vector, which contains the
addresses of all the service routines.
Interrupt architecture must save the address of the
interrupted instruction.
Incoming interrupts are disabled while another interrupt is
being processed to prevent a lost interrupt.
A trap is a software-generated interrupt caused either by
an error or a user request.
An operating system is interrupt driven.
Silberschatz, Galvin and Gagne ©20022.5
Interrupt Handling
The operating system preserves the state of the CPU by
storing registers and the program counter.
Determines which type of interrupt has occurred:
polling
vectored interrupt system
Separate segments of code determine what action should
be taken for each type of interrupt
Silberschatz, Galvin and Gagne ©20022.6
Interrupt Time Line For a Single Process Doing
Output
Silberschatz, Galvin and Gagne ©20022.7
I/O Structure
After I/O starts, control returns to user program only upon
I/O completion.
Wait instruction idles the CPU until the next interrupt
Wait loop (contention for memory access).
At most one I/O request is outstanding at a time, no
simultaneous I/O processing.
After I/O starts, control returns to user program without
waiting for I/O completion.
System call – request to the operating system to allow user
to wait for I/O completion.
Device-status table contains entry for each I/O device
indicating its type, address, and state.
Operating system indexes into I/O device table to determine
device status and to modify table entry to include interrupt.
Silberschatz, Galvin and Gagne ©20022.8
Two I/O Methods
Synchronous Asynchronous
Silberschatz, Galvin and Gagne ©20022.9
Device-Status Table
Silberschatz, Galvin and Gagne ©20022.10
Direct Memory Access Structure
Used for high-speed I/O devices able to transmit
information at close to memory speeds.
Device controller transfers blocks of data from buffer
storage directly to main memory without CPU
intervention.
Only on interrupt is generated per block, rather than the
one interrupt per byte.
Silberschatz, Galvin and Gagne ©20022.11
Storage Structure
Main memory – only large storage media that the CPU
can access directly.
Secondary storage – extension of main memory that
provides large nonvolatile storage capacity.
Magnetic disks – rigid metal or glass platters covered with
magnetic recording material
Disk surface is logically divided into tracks, which are
subdivided into sectors.
The disk controller determines the logical interaction
between the device and the computer.
Silberschatz, Galvin and Gagne ©20022.12
Moving-Head Disk Mechanism
Silberschatz, Galvin and Gagne ©20022.13
Storage Hierarchy
Storage systems organized in hierarchy.
Speed
Cost
Volatility
Caching – copying information into faster storage system;
main memory can be viewed as a last cache for
secondary storage.
Silberschatz, Galvin and Gagne ©20022.14
Storage-Device Hierarchy
Silberschatz, Galvin and Gagne ©20022.15
Caching
Use of high-speed memory to hold recently-accessed
data.
Requires a cache management policy.
Caching introduces another level in storage hierarchy.
This requires data that is simultaneously stored in more
than one level to be consistent.
Silberschatz, Galvin and Gagne ©20022.16
Migration of A From Disk to
Register
Silberschatz, Galvin and Gagne ©20022.17
Hardware Protection
Dual-Mode Operation
I/O Protection
Memory Protection
CPU Protection
Silberschatz, Galvin and Gagne ©20022.18
Dual-Mode Operation
Sharing system resources requires operating system to
ensure that an incorrect program cannot cause other
programs to execute incorrectly.
Provide hardware support to differentiate between at least
two modes of operations.
1. User mode – execution done on behalf of a user.
2. Monitor mode (also kernel mode or system mode) –
execution done on behalf of operating system.
Silberschatz, Galvin and Gagne ©20022.19
Dual-Mode Operation (Cont.)
Mode bit added to computer hardware to indicate the
current mode: monitor (0) or user (1).
When an interrupt or fault occurs hardware switches to
monitor mode.
Privileged instructions can be issued only in monitor mode.
monitor user
Interrupt/fault
set user mode
Silberschatz, Galvin and Gagne ©20022.20
I/O Protection
All I/O instructions are privileged instructions.
Must ensure that a user program could never gain control
of the computer in monitor mode (I.e., a user program
that, as part of its execution, stores a new address in the
interrupt vector).
Silberschatz, Galvin and Gagne ©20022.21
Use of A System Call to Perform
I/O
Silberschatz, Galvin and Gagne ©20022.22
Memory Protection
Must provide memory protection at least for the interrupt
vector and the interrupt service routines.
In order to have memory protection, add two registers
that determine the range of legal addresses a program
may access:
Base register – holds the smallest legal physical memory
address.
Limit register – contains the size of the range
Memory outside the defined range is protected.
Silberschatz, Galvin and Gagne ©20022.23
Use of A Base and Limit
Register
Silberschatz, Galvin and Gagne ©20022.24
Hardware Address Protection
Silberschatz, Galvin and Gagne ©20022.25
Hardware Protection
When executing in monitor mode, the operating system
has unrestricted access to both monitor and user’s
memory.
The load instructions for the base and limit registers are
privileged instructions.
Silberschatz, Galvin and Gagne ©20022.26
CPU Protection
Timer – interrupts computer after specified period to
ensure operating system maintains control.
Timer is decremented every clock tick.
When timer reaches the value 0, an interrupt occurs.
Timer commonly used to implement time sharing.
Time also used to compute the current time.
Load-timer is a privileged instruction.
Silberschatz, Galvin and Gagne ©20022.27
Network Structure
Local Area Networks (LAN)
Wide Area Networks (WAN)
Silberschatz, Galvin and Gagne ©20022.28
Local Area Network Structure
Silberschatz, Galvin and Gagne ©20022.29
Wide Area Network Structure

More Related Content

PDF
computer system structure
PDF
Operating systems system structures
PDF
Concurrency vs parallelism
PPT
Thrashing allocation frames.43
PDF
CS6401 OPERATING SYSTEMS Unit 2
PPTX
File system structure
PPTX
Client server architecture
PPT
File access methods.54
computer system structure
Operating systems system structures
Concurrency vs parallelism
Thrashing allocation frames.43
CS6401 OPERATING SYSTEMS Unit 2
File system structure
Client server architecture
File access methods.54

What's hot (20)

PPTX
INTER PROCESS COMMUNICATION (IPC).pptx
PPTX
Introduction to Parallel and Distributed Computing
PPT
System Calls.ppt
PPTX
Operating system components
PPTX
Operating system memory management
PPT
Chapter 2: Operating System Structures
PPTX
Chapter 10 Operating Systems silberschatz
PPT
15. Transactions in DBMS
PDF
Introduction to Operating System
PPTX
Distributed database management system
PDF
Operating System-Ch8 memory management
PPTX
Memory virtualization
PDF
8. mutual exclusion in Distributed Operating Systems
PPTX
Page replacement algorithms
PDF
8 memory management strategies
PDF
Deadlock in Distributed Systems
PDF
Operating System - Unit I - Introduction
PPTX
Operating system 11 system calls
INTER PROCESS COMMUNICATION (IPC).pptx
Introduction to Parallel and Distributed Computing
System Calls.ppt
Operating system components
Operating system memory management
Chapter 2: Operating System Structures
Chapter 10 Operating Systems silberschatz
15. Transactions in DBMS
Introduction to Operating System
Distributed database management system
Operating System-Ch8 memory management
Memory virtualization
8. mutual exclusion in Distributed Operating Systems
Page replacement algorithms
8 memory management strategies
Deadlock in Distributed Systems
Operating System - Unit I - Introduction
Operating system 11 system calls
Ad

Viewers also liked (20)

PPT
Chapter 2 - Operating System Structures
PPT
Ch1: Operating System- Introduction
PPT
Chapter 1: Introduction to Operating System
PPTX
Operating system overview concepts ppt
PPT
Computer operations 7
PDF
Operations structure chart - Planned and Capital works -
PPT
Computer Operation Management
PPTX
CPU Sheduling
PDF
COMPUTER OPERATIONS & PACKAGES NOTES & INTRODUCTION TO COMPUTERS
PPT
Operating system concepts
PPT
System Z Mainframe Security For An Enterprise
PPTX
Advanced computer architecture lesson 1 and 2
PPTX
Network Layer
PPT
32 Security in_Internet_IP_SEC_SSL/TLS_PGN_VPN_and_Firewalls
PPT
Basic Computer Operation and Troubleshooting
PPT
COMBINATIONAL CIRCUITS & FLIP FLOPS
PPT
Ch3: Operating System Structure
PDF
DevOps for Mainframe for IBM Pulse Conference
PDF
DevOps for Enterprise Systems - Sanjay Chandru
 
PDF
DevOps for the IBM Mainframe environment
Chapter 2 - Operating System Structures
Ch1: Operating System- Introduction
Chapter 1: Introduction to Operating System
Operating system overview concepts ppt
Computer operations 7
Operations structure chart - Planned and Capital works -
Computer Operation Management
CPU Sheduling
COMPUTER OPERATIONS & PACKAGES NOTES & INTRODUCTION TO COMPUTERS
Operating system concepts
System Z Mainframe Security For An Enterprise
Advanced computer architecture lesson 1 and 2
Network Layer
32 Security in_Internet_IP_SEC_SSL/TLS_PGN_VPN_and_Firewalls
Basic Computer Operation and Troubleshooting
COMBINATIONAL CIRCUITS & FLIP FLOPS
Ch3: Operating System Structure
DevOps for Mainframe for IBM Pulse Conference
DevOps for Enterprise Systems - Sanjay Chandru
 
DevOps for the IBM Mainframe environment
Ad

Similar to Ch2: Computer System Structure (OS) (20)

PPT
Galvin-operating System(Ch2)
PPT
ch2.ppt operating system sem 4 regulation 2021
PPT
Ch2 OS
 
PPT
PPT
ch2 - Computer-System Structures Operating system
PPT
Introduction to OS.
PPT
Operating systems galvin-ch1
PPT
Introduction to concurrency in operating systems
PPT
Ch01 introduction
PPT
Ch13 annotated
PPT
PPT
slide one
PPT
Operating System Chapter 1
PPT
ch1 operating systemm presentation .ppt
PPT
운영체제론 Ch12
PPTX
Chapter 13, operating systems, information technology
PPT
ch1-introduction-to-os operating system .ppt
PPTX
Operating System Chapter One Introduction
Galvin-operating System(Ch2)
ch2.ppt operating system sem 4 regulation 2021
Ch2 OS
 
ch2 - Computer-System Structures Operating system
Introduction to OS.
Operating systems galvin-ch1
Introduction to concurrency in operating systems
Ch01 introduction
Ch13 annotated
slide one
Operating System Chapter 1
ch1 operating systemm presentation .ppt
운영체제론 Ch12
Chapter 13, operating systems, information technology
ch1-introduction-to-os operating system .ppt
Operating System Chapter One Introduction

More from Ahmar Hashmi (20)

PPT
31 Network Security
PPT
30 Cryptography
PPT
29 Multimedia
PPT
28 Network Management_SNMP
PPT
27 WWW and_HTTP
PPT
26 Remote Logging_Electronic_Mail_and_File_Transfer
PPT
25 DNS
PPT
24 Congestion Control_and_Quality_of_Service
PPT
23 Process to_Process_Delivery_UDP_TCP_and_SCTP
PPT
22 Network Layer_Delivery_forwarding_and_Routing
PPT
21 Network Layer_Address_Mapping_Error_Reporting_and_Multicasting
PPT
20 Network Layer_Internet_Protocol
PPT
19 Network Layer_Logical_Addressing
PPT
18 Virtual Circuit_Networks_Frame_Relay_and_ATM
PPT
17 SONET/SDH
PPT
16 Wireless WANs_Cellular_Telephone_and_Satellite_Networks
PPT
15 Connecting LANs_Backbone_Networks_and_Virtual_LAN
PPT
14 Wireless LAN
PPT
13 Wired Lans_Ethernet
PPT
12 Multiple Access
31 Network Security
30 Cryptography
29 Multimedia
28 Network Management_SNMP
27 WWW and_HTTP
26 Remote Logging_Electronic_Mail_and_File_Transfer
25 DNS
24 Congestion Control_and_Quality_of_Service
23 Process to_Process_Delivery_UDP_TCP_and_SCTP
22 Network Layer_Delivery_forwarding_and_Routing
21 Network Layer_Address_Mapping_Error_Reporting_and_Multicasting
20 Network Layer_Internet_Protocol
19 Network Layer_Logical_Addressing
18 Virtual Circuit_Networks_Frame_Relay_and_ATM
17 SONET/SDH
16 Wireless WANs_Cellular_Telephone_and_Satellite_Networks
15 Connecting LANs_Backbone_Networks_and_Virtual_LAN
14 Wireless LAN
13 Wired Lans_Ethernet
12 Multiple Access

Recently uploaded (20)

PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
PPTX
MCN 401 KTU-2019-PPE KITS-MODULE 2.pptx
PDF
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
PDF
Structs to JSON How Go Powers REST APIs.pdf
PPTX
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
PDF
composite construction of structures.pdf
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PPTX
CH1 Production IntroductoryConcepts.pptx
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PPTX
Lesson 3_Tessellation.pptx finite Mathematics
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PPTX
Geodesy 1.pptx...............................................
PPTX
bas. eng. economics group 4 presentation 1.pptx
PPTX
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
PPTX
Construction Project Organization Group 2.pptx
PDF
Digital Logic Computer Design lecture notes
PPTX
Lecture Notes Electrical Wiring System Components
PPTX
web development for engineering and engineering
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
CYBER-CRIMES AND SECURITY A guide to understanding
MCN 401 KTU-2019-PPE KITS-MODULE 2.pptx
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
Structs to JSON How Go Powers REST APIs.pdf
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
composite construction of structures.pdf
Operating System & Kernel Study Guide-1 - converted.pdf
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
CH1 Production IntroductoryConcepts.pptx
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
Lesson 3_Tessellation.pptx finite Mathematics
Embodied AI: Ushering in the Next Era of Intelligent Systems
Geodesy 1.pptx...............................................
bas. eng. economics group 4 presentation 1.pptx
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
Construction Project Organization Group 2.pptx
Digital Logic Computer Design lecture notes
Lecture Notes Electrical Wiring System Components
web development for engineering and engineering

Ch2: Computer System Structure (OS)

  • 1. Silberschatz, Galvin and Gagne ©20022.1 Chapter 2: Computer-System Structures Computer System Operation I/O Structure Storage Structure Storage Hierarchy Hardware Protection General System Architecture
  • 2. Silberschatz, Galvin and Gagne ©20022.2 Computer-System Architecture
  • 3. Silberschatz, Galvin and Gagne ©20022.3 Computer-System Operation I/O devices and the CPU can execute concurrently. Each device controller is in charge of a particular device type. Each device controller has a local buffer. CPU moves data from/to main memory to/from local buffers I/O is from the device to local buffer of controller. Device controller informs CPU that it has finished its operation by causing an interrupt.
  • 4. Silberschatz, Galvin and Gagne ©20022.4 Common Functions of Interrupts Interrupt transfers control to the interrupt service routine generally, through the interrupt vector, which contains the addresses of all the service routines. Interrupt architecture must save the address of the interrupted instruction. Incoming interrupts are disabled while another interrupt is being processed to prevent a lost interrupt. A trap is a software-generated interrupt caused either by an error or a user request. An operating system is interrupt driven.
  • 5. Silberschatz, Galvin and Gagne ©20022.5 Interrupt Handling The operating system preserves the state of the CPU by storing registers and the program counter. Determines which type of interrupt has occurred: polling vectored interrupt system Separate segments of code determine what action should be taken for each type of interrupt
  • 6. Silberschatz, Galvin and Gagne ©20022.6 Interrupt Time Line For a Single Process Doing Output
  • 7. Silberschatz, Galvin and Gagne ©20022.7 I/O Structure After I/O starts, control returns to user program only upon I/O completion. Wait instruction idles the CPU until the next interrupt Wait loop (contention for memory access). At most one I/O request is outstanding at a time, no simultaneous I/O processing. After I/O starts, control returns to user program without waiting for I/O completion. System call – request to the operating system to allow user to wait for I/O completion. Device-status table contains entry for each I/O device indicating its type, address, and state. Operating system indexes into I/O device table to determine device status and to modify table entry to include interrupt.
  • 8. Silberschatz, Galvin and Gagne ©20022.8 Two I/O Methods Synchronous Asynchronous
  • 9. Silberschatz, Galvin and Gagne ©20022.9 Device-Status Table
  • 10. Silberschatz, Galvin and Gagne ©20022.10 Direct Memory Access Structure Used for high-speed I/O devices able to transmit information at close to memory speeds. Device controller transfers blocks of data from buffer storage directly to main memory without CPU intervention. Only on interrupt is generated per block, rather than the one interrupt per byte.
  • 11. Silberschatz, Galvin and Gagne ©20022.11 Storage Structure Main memory – only large storage media that the CPU can access directly. Secondary storage – extension of main memory that provides large nonvolatile storage capacity. Magnetic disks – rigid metal or glass platters covered with magnetic recording material Disk surface is logically divided into tracks, which are subdivided into sectors. The disk controller determines the logical interaction between the device and the computer.
  • 12. Silberschatz, Galvin and Gagne ©20022.12 Moving-Head Disk Mechanism
  • 13. Silberschatz, Galvin and Gagne ©20022.13 Storage Hierarchy Storage systems organized in hierarchy. Speed Cost Volatility Caching – copying information into faster storage system; main memory can be viewed as a last cache for secondary storage.
  • 14. Silberschatz, Galvin and Gagne ©20022.14 Storage-Device Hierarchy
  • 15. Silberschatz, Galvin and Gagne ©20022.15 Caching Use of high-speed memory to hold recently-accessed data. Requires a cache management policy. Caching introduces another level in storage hierarchy. This requires data that is simultaneously stored in more than one level to be consistent.
  • 16. Silberschatz, Galvin and Gagne ©20022.16 Migration of A From Disk to Register
  • 17. Silberschatz, Galvin and Gagne ©20022.17 Hardware Protection Dual-Mode Operation I/O Protection Memory Protection CPU Protection
  • 18. Silberschatz, Galvin and Gagne ©20022.18 Dual-Mode Operation Sharing system resources requires operating system to ensure that an incorrect program cannot cause other programs to execute incorrectly. Provide hardware support to differentiate between at least two modes of operations. 1. User mode – execution done on behalf of a user. 2. Monitor mode (also kernel mode or system mode) – execution done on behalf of operating system.
  • 19. Silberschatz, Galvin and Gagne ©20022.19 Dual-Mode Operation (Cont.) Mode bit added to computer hardware to indicate the current mode: monitor (0) or user (1). When an interrupt or fault occurs hardware switches to monitor mode. Privileged instructions can be issued only in monitor mode. monitor user Interrupt/fault set user mode
  • 20. Silberschatz, Galvin and Gagne ©20022.20 I/O Protection All I/O instructions are privileged instructions. Must ensure that a user program could never gain control of the computer in monitor mode (I.e., a user program that, as part of its execution, stores a new address in the interrupt vector).
  • 21. Silberschatz, Galvin and Gagne ©20022.21 Use of A System Call to Perform I/O
  • 22. Silberschatz, Galvin and Gagne ©20022.22 Memory Protection Must provide memory protection at least for the interrupt vector and the interrupt service routines. In order to have memory protection, add two registers that determine the range of legal addresses a program may access: Base register – holds the smallest legal physical memory address. Limit register – contains the size of the range Memory outside the defined range is protected.
  • 23. Silberschatz, Galvin and Gagne ©20022.23 Use of A Base and Limit Register
  • 24. Silberschatz, Galvin and Gagne ©20022.24 Hardware Address Protection
  • 25. Silberschatz, Galvin and Gagne ©20022.25 Hardware Protection When executing in monitor mode, the operating system has unrestricted access to both monitor and user’s memory. The load instructions for the base and limit registers are privileged instructions.
  • 26. Silberschatz, Galvin and Gagne ©20022.26 CPU Protection Timer – interrupts computer after specified period to ensure operating system maintains control. Timer is decremented every clock tick. When timer reaches the value 0, an interrupt occurs. Timer commonly used to implement time sharing. Time also used to compute the current time. Load-timer is a privileged instruction.
  • 27. Silberschatz, Galvin and Gagne ©20022.27 Network Structure Local Area Networks (LAN) Wide Area Networks (WAN)
  • 28. Silberschatz, Galvin and Gagne ©20022.28 Local Area Network Structure
  • 29. Silberschatz, Galvin and Gagne ©20022.29 Wide Area Network Structure