2. Introduction
• A combinational circuit performs an operation that can
be
specified logically by a set of Boolean functions.
• In contrast, sequential circuits employ storage
elements in addition to logic gates. Their outputs are a
function of the inputs and the state of the storage
elements.
• A combinational circuit consists of an interconnection
of logic
gates.
Block diagram of a combinational circuit
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
2
3. Combinational Circuits
• A combinational circuit can be described by m
Boolean
functions, one for each output variables.
• Each output function is expressed in terms of the n
input variables.
• Most important standard combinational circuits
are:
• Adders
• Subtractors
• Comparator
s
• Decoders
• Encoders
• Multiplexers
Available in IC’s as MSI
and used as standard cells
in complex VLSI (ASIC)
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
3
4. Analysis Procedure
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
4
• The analysis of a combinational circuit requires that we
determine the function that the circuit implements.
• The first step in the analysis is to make the sure that the
given circuit is combinational and not sequential.
• The diagram of a combinational circuit has logic gates
with no feedback paths or memory elements.
• This task starts with a given logic diagram and
culminates with a set of Boolean functions, a truth table,
or, possibly, an explanation of the circuit operation.
5. Logic Diagram for Analysis Example
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
5
10. Design Procedure
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
10
• From the specifications of the circuit, determine the
number of
inputs and outputs
• Derive the truth table that defines the relationship
between
the input and the output.
• Obtain the simplified Boolean function using x-
variable K- Map.
• Draw the logic diagram and verify the correctness of
the design (manually or by simulation).
11. Design Example 1:
• Design a combinational circuit with three inputs and
one output. The output is a 1 when the binary value is
less than three. The output is 0 otherwise.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
11
12. Design Example 2:
• Design a code converter that converts a BCD
number to
excess-3 code.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
12
15. Binary Adder
• Half Adder
• A combinational circuit that performs the addition of two
bits is
called a “half adder”.
Block diagram of half adder
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
15
17. Full Adder
• A combinational circuit that performs the addition of
three bits
(two significant bits and a previous carry) is a full adder.
Block diagram of full adder
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
17
19. Full Adder (Contd.)
Implementation of full adder in sum-of-products form
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
19
20. Full Adder (Contd.)
Implementation of full adder with two half adders and an OR gate
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
20
21. Binary Adder
• A binary adder is a digital circuit that produces the
arithmetic
sum of two binary numbers.
• It can be constructed with full adders connected in cascade,
with the output carry from each full adder connected to the
input carry of the next full adder in the chain.
• Addition of n-bit numbers requires a chain of n full adders
or a chain of half adder and n-1 full adders.
3 2 1 0
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
21
25. Carry Propagation
• The carry propagation time is a limiting factor on the
speed
with which two numbers are added.
• The most widely technique for reducing the carry
propagation time in a parallel adder uses the principle of
carry lookahead.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
25
26. Carry Lookahead Adder
• Algorith
m
• Gi is called a carry generate, and it produces a carry of
1 when both Ai and Bi are 1, regardless of the input
carry Ci.
• Pi is called a carry propagate, because it determines
whether a carry into stage “i” will propagate into stage
“i+1”.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
26
31. Full Subtractor
• A full subtractor has three inputs and two outputs. x, y,
and z are the inputs to be subtracted in which z
represents borrow from the next stage.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
31
33. Binary Subtractor
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
33
• The subtraction of unsigned binary numbers can be done
by
complements.
Review complements:
• 1’s complement of N = (2n-1) –N (N is a binary #)
• 1’s complement can be formed by changing 1’s to 0’s and
0’s
to 1’s
• 2’s complement of a number is obtained by leaving all
least significant 0’s and the first 1 unchanged, and
replacing 1’s with 0’s and 0’s with 1 in all higher
significant digits.
• Taking the 1’s complement and adding 1 to the least
significant bit in the number.
35. Binary Adder/Subtractor (Contd.)
• Overflow occurs when two numbers of n digits are added
and
the sum occupies n +1 digits.
• If V = 0 -> no overflow: n-bit results is correct.
• If V = 1 -> overflow: The result contains n + 1 bits, and the
(n+1)th bit is the actual sign.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
35
36. Magnitude Comparator
• A magnitude comparator is a combinational circuit that
compares two numbers, A and B, and then determines
their relative magnitudes.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
36