SlideShare a Scribd company logo
Digital Electronic Circuits
(EC2L004)
Lecture 8: Combinational Logic –
Part I
Introduction
• A combinational circuit performs an operation that can
be
specified logically by a set of Boolean functions.
• In contrast, sequential circuits employ storage
elements in addition to logic gates. Their outputs are a
function of the inputs and the state of the storage
elements.
• A combinational circuit consists of an interconnection
of logic
gates.
Block diagram of a combinational circuit
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
2
Combinational Circuits
• A combinational circuit can be described by m
Boolean
functions, one for each output variables.
• Each output function is expressed in terms of the n
input variables.
• Most important standard combinational circuits
are:
• Adders
• Subtractors
• Comparator
s
• Decoders
• Encoders
• Multiplexers
Available in IC’s as MSI
and used as standard cells
in complex VLSI (ASIC)
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
3
Analysis Procedure
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
4
• The analysis of a combinational circuit requires that we
determine the function that the circuit implements.
• The first step in the analysis is to make the sure that the
given circuit is combinational and not sequential.
• The diagram of a combinational circuit has logic gates
with no feedback paths or memory elements.
• This task starts with a given logic diagram and
culminates with a set of Boolean functions, a truth table,
or, possibly, an explanation of the circuit operation.
Logic Diagram for Analysis Example
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
5
Example (Contd.)
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
6
Example (Contd.)
• From the truth table can you tell the function of the
circuit ?
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
7
Verilog Code
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
8
Verilog Test bench
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
9
Design Procedure
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
10
• From the specifications of the circuit, determine the
number of
inputs and outputs
• Derive the truth table that defines the relationship
between
the input and the output.
• Obtain the simplified Boolean function using x-
variable K- Map.
• Draw the logic diagram and verify the correctness of
the design (manually or by simulation).
Design Example 1:
• Design a combinational circuit with three inputs and
one output. The output is a 1 when the binary value is
less than three. The output is 0 otherwise.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
11
Design Example 2:
• Design a code converter that converts a BCD
number to
excess-3 code.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
12
Maps for BCD-to-excess-3 code converter
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
13
Logic Diagram: BCD to Excess-3 code converter
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
14
Binary Adder
• Half Adder
• A combinational circuit that performs the addition of two
bits is
called a “half adder”.
Block diagram of half adder
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
15
Half Adder
Implementation of half adder
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
16
Full Adder
• A combinational circuit that performs the addition of
three bits
(two significant bits and a previous carry) is a full adder.
Block diagram of full adder
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
17
Full Adder (Contd.)
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
18
Full Adder (Contd.)
Implementation of full adder in sum-of-products form
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
19
Full Adder (Contd.)
Implementation of full adder with two half adders and an OR gate
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
20
Binary Adder
• A binary adder is a digital circuit that produces the
arithmetic
sum of two binary numbers.
• It can be constructed with full adders connected in cascade,
with the output carry from each full adder connected to the
input carry of the next full adder in the chain.
• Addition of n-bit numbers requires a chain of n full adders
or a chain of half adder and n-1 full adders.
3 2 1 0
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
21
4-bit Binary Ripple Carry Adder
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
22
Verilog Codes: Half Adder, Full Adder
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
23
Verilog Codes: 4-bit ripple carry adder
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
24
Carry Propagation
• The carry propagation time is a limiting factor on the
speed
with which two numbers are added.
• The most widely technique for reducing the carry
propagation time in a parallel adder uses the principle of
carry lookahead.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
25
Carry Lookahead Adder
• Algorith
m
• Gi is called a carry generate, and it produces a carry of
1 when both Ai and Bi are 1, regardless of the input
carry Ci.
• Pi is called a carry propagate, because it determines
whether a carry into stage “i” will propagate into stage
“i+1”.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
26
Carry Lookahead Adder (Contd.)
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
27
Carry Lookahead Adder (Contd.)
Four-bit adder with carry lookahead
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
28
Half Subtractor
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
29
Half Subtractor (Contd.)
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
30
Full Subtractor
• A full subtractor has three inputs and two outputs. x, y,
and z are the inputs to be subtracted in which z
represents borrow from the next stage.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
31
Full Subtractor (Contd.)
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
32
Binary Subtractor
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
33
• The subtraction of unsigned binary numbers can be done
by
complements.
Review complements:
• 1’s complement of N = (2n-1) –N (N is a binary #)
• 1’s complement can be formed by changing 1’s to 0’s and
0’s
to 1’s
• 2’s complement of a number is obtained by leaving all
least significant 0’s and the first 1 unchanged, and
replacing 1’s with 0’s and 0’s with 1 in all higher
significant digits.
• Taking the 1’s complement and adding 1 to the least
significant bit in the number.
Binary Adder/Subtractor
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
34
Binary Adder/Subtractor (Contd.)
• Overflow occurs when two numbers of n digits are added
and
the sum occupies n +1 digits.
• If V = 0 -> no overflow: n-bit results is correct.
• If V = 1 -> overflow: The result contains n + 1 bits, and the
(n+1)th bit is the actual sign.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
35
Magnitude Comparator
• A magnitude comparator is a combinational circuit that
compares two numbers, A and B, and then determines
their relative magnitudes.
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
36
Magnitude Comparator (Contd.)
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
37
Magnitude Comparator (Contd.)
[23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] |
[EC2L004]
38
Thank you!!!

More Related Content

PPT
combinational-circuit presenmtation .ppt
PPT
combinational-circuit.ppt
PPTX
combinational-circuit (1).pptx for all the digital electronics data
PPT
combinational-circuit (1).ppt
PPTX
combinational-circuit.pptx it tis creative study of digital electronics for ...
PPT
combinational-circuit (1).ppt
PPT
combinational circuits dispositivos .ppt
PPT
digital electr Chapter-4-Combinational ckt.ppt
combinational-circuit presenmtation .ppt
combinational-circuit.ppt
combinational-circuit (1).pptx for all the digital electronics data
combinational-circuit (1).ppt
combinational-circuit.pptx it tis creative study of digital electronics for ...
combinational-circuit (1).ppt
combinational circuits dispositivos .ppt
digital electr Chapter-4-Combinational ckt.ppt

Similar to combinational circuitsand design presentation (20)

PPT
Logic System Design KTU Chapter-4.ppt
PPT
Digital Logic Design
PDF
Lect 1 unit 2.pdf
PPTX
Digital electronics-COMBINATIONAL CIRCUIT DESIGN
PPT
Unit 4 dica
PPT
ABOUT THE DIGITAL ELECTRONIC TOPIC CIRCUIT DESIGN
PDF
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
PPTX
unit 3.pptx
PPTX
Unit 2 DLDUnit 2 DLDUnit 2 DLDUnit 2 DLD.pptx
PPTX
Moduleeyshgsnshneyehnhneyjhnynhneh3dgcfhhgg
PDF
Ecad &vlsi lab 18
PDF
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
PPTX
Digital Electronics Fundamentals
PPTX
lecture 2.1.4.pptxDHGGGHJFGHCFHJHFHGGK.H
PDF
DIGITAL PRINCIPLES AND SYSTEM DESIGN LAB MANUAL
PDF
Chapter 07 Digital Alrithmetic and Arithmetic Circuits
PPTX
Unit-I digital electronics ...
PPT
Combinational circuits
PPTX
Unit 3 combinational circuits
PDF
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
Logic System Design KTU Chapter-4.ppt
Digital Logic Design
Lect 1 unit 2.pdf
Digital electronics-COMBINATIONAL CIRCUIT DESIGN
Unit 4 dica
ABOUT THE DIGITAL ELECTRONIC TOPIC CIRCUIT DESIGN
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
unit 3.pptx
Unit 2 DLDUnit 2 DLDUnit 2 DLDUnit 2 DLD.pptx
Moduleeyshgsnshneyehnhneyjhnynhneh3dgcfhhgg
Ecad &vlsi lab 18
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
Digital Electronics Fundamentals
lecture 2.1.4.pptxDHGGGHJFGHCFHJHFHGGK.H
DIGITAL PRINCIPLES AND SYSTEM DESIGN LAB MANUAL
Chapter 07 Digital Alrithmetic and Arithmetic Circuits
Unit-I digital electronics ...
Combinational circuits
Unit 3 combinational circuits
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
Ad

Recently uploaded (20)

PDF
Urban Design Final Project-Context
PDF
Skskkxiixijsjsnwkwkaksixindndndjdjdjsjjssk
PDF
Test slideshare presentation for blog post
PPTX
Entrepreneur intro, origin, process, method
PPTX
An introduction to AI in research and reference management
PPTX
LITERATURE CASE STUDY DESIGN SEMESTER 5.pptx
PPTX
CLASSIFICATION OF YARN- process, explanation
PDF
Chalkpiece Annual Report from 2019 To 2025
PDF
Urban Design Final Project-Site Analysis
PPT
UNIT I- Yarn, types, explanation, process
PPTX
Tenders & Contracts Works _ Services Afzal.pptx
PPTX
HPE Aruba-master-icon-library_052722.pptx
PPTX
NEW EIA PART B - Group 5 (Section 50).pptx
PPTX
CLASS_11_BUSINESS_STUDIES_PPT_CHAPTER_1_Business_Trade_Commerce.pptx
PDF
Phone away, tabs closed: No multitasking
PPTX
DOC-20250430-WA0014._20250714_235747_0000.pptx
PDF
Interior Structure and Construction A1 NGYANQI
PDF
GREEN BUILDING MATERIALS FOR SUISTAINABLE ARCHITECTURE AND BUILDING STUDY
PPTX
AC-Unit1.pptx CRYPTOGRAPHIC NNNNFOR ALL
PPTX
Complete Guide to Microsoft PowerPoint 2019 – Features, Tools, and Tips"
Urban Design Final Project-Context
Skskkxiixijsjsnwkwkaksixindndndjdjdjsjjssk
Test slideshare presentation for blog post
Entrepreneur intro, origin, process, method
An introduction to AI in research and reference management
LITERATURE CASE STUDY DESIGN SEMESTER 5.pptx
CLASSIFICATION OF YARN- process, explanation
Chalkpiece Annual Report from 2019 To 2025
Urban Design Final Project-Site Analysis
UNIT I- Yarn, types, explanation, process
Tenders & Contracts Works _ Services Afzal.pptx
HPE Aruba-master-icon-library_052722.pptx
NEW EIA PART B - Group 5 (Section 50).pptx
CLASS_11_BUSINESS_STUDIES_PPT_CHAPTER_1_Business_Trade_Commerce.pptx
Phone away, tabs closed: No multitasking
DOC-20250430-WA0014._20250714_235747_0000.pptx
Interior Structure and Construction A1 NGYANQI
GREEN BUILDING MATERIALS FOR SUISTAINABLE ARCHITECTURE AND BUILDING STUDY
AC-Unit1.pptx CRYPTOGRAPHIC NNNNFOR ALL
Complete Guide to Microsoft PowerPoint 2019 – Features, Tools, and Tips"
Ad

combinational circuitsand design presentation

  • 1. Digital Electronic Circuits (EC2L004) Lecture 8: Combinational Logic – Part I
  • 2. Introduction • A combinational circuit performs an operation that can be specified logically by a set of Boolean functions. • In contrast, sequential circuits employ storage elements in addition to logic gates. Their outputs are a function of the inputs and the state of the storage elements. • A combinational circuit consists of an interconnection of logic gates. Block diagram of a combinational circuit [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 2
  • 3. Combinational Circuits • A combinational circuit can be described by m Boolean functions, one for each output variables. • Each output function is expressed in terms of the n input variables. • Most important standard combinational circuits are: • Adders • Subtractors • Comparator s • Decoders • Encoders • Multiplexers Available in IC’s as MSI and used as standard cells in complex VLSI (ASIC) [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 3
  • 4. Analysis Procedure [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 4 • The analysis of a combinational circuit requires that we determine the function that the circuit implements. • The first step in the analysis is to make the sure that the given circuit is combinational and not sequential. • The diagram of a combinational circuit has logic gates with no feedback paths or memory elements. • This task starts with a given logic diagram and culminates with a set of Boolean functions, a truth table, or, possibly, an explanation of the circuit operation.
  • 5. Logic Diagram for Analysis Example [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 5
  • 6. Example (Contd.) [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 6
  • 7. Example (Contd.) • From the truth table can you tell the function of the circuit ? [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 7
  • 8. Verilog Code [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 8
  • 9. Verilog Test bench [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 9
  • 10. Design Procedure [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 10 • From the specifications of the circuit, determine the number of inputs and outputs • Derive the truth table that defines the relationship between the input and the output. • Obtain the simplified Boolean function using x- variable K- Map. • Draw the logic diagram and verify the correctness of the design (manually or by simulation).
  • 11. Design Example 1: • Design a combinational circuit with three inputs and one output. The output is a 1 when the binary value is less than three. The output is 0 otherwise. [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 11
  • 12. Design Example 2: • Design a code converter that converts a BCD number to excess-3 code. [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 12
  • 13. Maps for BCD-to-excess-3 code converter [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 13
  • 14. Logic Diagram: BCD to Excess-3 code converter [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 14
  • 15. Binary Adder • Half Adder • A combinational circuit that performs the addition of two bits is called a “half adder”. Block diagram of half adder [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 15
  • 16. Half Adder Implementation of half adder [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 16
  • 17. Full Adder • A combinational circuit that performs the addition of three bits (two significant bits and a previous carry) is a full adder. Block diagram of full adder [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 17
  • 18. Full Adder (Contd.) [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 18
  • 19. Full Adder (Contd.) Implementation of full adder in sum-of-products form [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 19
  • 20. Full Adder (Contd.) Implementation of full adder with two half adders and an OR gate [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 20
  • 21. Binary Adder • A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. • It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of the next full adder in the chain. • Addition of n-bit numbers requires a chain of n full adders or a chain of half adder and n-1 full adders. 3 2 1 0 [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 21
  • 22. 4-bit Binary Ripple Carry Adder [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 22
  • 23. Verilog Codes: Half Adder, Full Adder [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 23
  • 24. Verilog Codes: 4-bit ripple carry adder [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 24
  • 25. Carry Propagation • The carry propagation time is a limiting factor on the speed with which two numbers are added. • The most widely technique for reducing the carry propagation time in a parallel adder uses the principle of carry lookahead. [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 25
  • 26. Carry Lookahead Adder • Algorith m • Gi is called a carry generate, and it produces a carry of 1 when both Ai and Bi are 1, regardless of the input carry Ci. • Pi is called a carry propagate, because it determines whether a carry into stage “i” will propagate into stage “i+1”. [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 26
  • 27. Carry Lookahead Adder (Contd.) [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 27
  • 28. Carry Lookahead Adder (Contd.) Four-bit adder with carry lookahead [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 28
  • 29. Half Subtractor [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 29
  • 30. Half Subtractor (Contd.) [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 30
  • 31. Full Subtractor • A full subtractor has three inputs and two outputs. x, y, and z are the inputs to be subtracted in which z represents borrow from the next stage. [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 31
  • 32. Full Subtractor (Contd.) [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 32
  • 33. Binary Subtractor [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 33 • The subtraction of unsigned binary numbers can be done by complements. Review complements: • 1’s complement of N = (2n-1) –N (N is a binary #) • 1’s complement can be formed by changing 1’s to 0’s and 0’s to 1’s • 2’s complement of a number is obtained by leaving all least significant 0’s and the first 1 unchanged, and replacing 1’s with 0’s and 0’s with 1 in all higher significant digits. • Taking the 1’s complement and adding 1 to the least significant bit in the number.
  • 34. Binary Adder/Subtractor [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 34
  • 35. Binary Adder/Subtractor (Contd.) • Overflow occurs when two numbers of n digits are added and the sum occupies n +1 digits. • If V = 0 -> no overflow: n-bit results is correct. • If V = 1 -> overflow: The result contains n + 1 bits, and the (n+1)th bit is the actual sign. [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 35
  • 36. Magnitude Comparator • A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes. [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 36
  • 37. Magnitude Comparator (Contd.) [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 37
  • 38. Magnitude Comparator (Contd.) [23/01/2024, IIT BBS] | [Srinivas Boppu] | [SES] | [EC2L004] 38