SlideShare a Scribd company logo
ARRAY MULTIPLAYER
19IFTE063_K.S.Jothika
19IFTE073_T.G.Preethi
ARRAY MULTIPLAYER
• Checking the bits of the multiplier one at a
time and forming partial products is a
sequential operation that requires a
sequence of add and shift micro-
operations.
ARRAY MULTIPLICATION:A binary multiplier is an electronic
circuit used in digital electronics, such as a computer, to
multiply two binary numbers. It is built using binary adders.
• The multiplication of two binary numbers can be done with
one micro-operation by means of a combinational circuit that
forms the product bits all at once
• This is a fast way of multiplying two numbers since all it
takes is the time for the signals to propagate through the
gates that form the multiplication array.
• An array multiplier requires a large number of gates, and for
this reason it was not economical until the development of
integrated circuits.
• It is combinational circuit used for multiplying two binary
numbers by employing an array of FULL ADDERS and HALF
ADDERS.
EXAMPLEOFARRAYMULTIPLAYER
Two bit array multiplayer
1. P(0)= a0b0
2. P(1)=a1b0 + b1a0
3. P(2) = a1b1 + c1 where c1 is the
carry generated during the
addition for the P(1) term.
4. P(3) = c2 where c2 is the carry
generated during the addition
for the P(2) term.
Assuming A = a1a0 and B= b1b0
ANOTHER EXAMPLE , WHICH IS 4 BIT BY 3 BIT
ARRAY MULTIPLIER
• Binary number of four bits is represent
as as b3.b2,b1,b0
• Number of three bits is represented aS
a2,A1,a0
K= and j=3, we
need 12 AND Gates
To produce a product
of seven bits.
and FOUR BIT ADDERS
ADVANTAGES AND DISADVANTAGES
ADVANTAGES DISADVANTAGES
• Minimum
complexity
• Esily scalable
• Esily pipelined
• Regular shape
• Easy to place and
route
• High power consumption
• More digital gates resulting
in large chip area
• The speed will be slow for a
very wide multiplier
• the worst-case delay of
the multiplierproportional to
the width of themultiplier.

More Related Content

PPTX
Binary parallel adder
PPTX
Binary parallel adder
PPTX
Digital and logic designs presentation
PPT
Parallel adder
PPTX
Parallel Adder and Subtractor
PPTX
Adder
DOCX
Parallel Adder
PDF
Binary multipliers
Binary parallel adder
Binary parallel adder
Digital and logic designs presentation
Parallel adder
Parallel Adder and Subtractor
Adder
Parallel Adder
Binary multipliers

What's hot (20)

PPTX
Fulll Adder
PPTX
Ripple adder
PPTX
Adder ppt
PPTX
adders(1)
PPTX
Ripple Carry Adder
PPT
4 bit add sub
PPTX
Carry look ahead adder
PPTX
Adder Presentation
PPTX
Adder substracter
PPTX
1.ripple carry adder, full adder implementation using half adder.
PPTX
Half Adder and Full Adder
PPTX
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
PPT
PPTX
Half adder and full adder | Digital electronics | engineering
PPT
Half adder & full adder
PPTX
Half adder and full adder
PPS
Arithmetic Operations
PPT
Adder and subtrctor DLD
PDF
My Report on adders
Fulll Adder
Ripple adder
Adder ppt
adders(1)
Ripple Carry Adder
4 bit add sub
Carry look ahead adder
Adder Presentation
Adder substracter
1.ripple carry adder, full adder implementation using half adder.
Half Adder and Full Adder
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Half adder and full adder | Digital electronics | engineering
Half adder & full adder
Half adder and full adder
Arithmetic Operations
Adder and subtrctor DLD
My Report on adders
Ad

Similar to Computer organisation and architecture (20)

PDF
Low Power VLSI Design of Modified Booth Multiplier
PDF
Mini Project on 4 BIT SERIAL MULTIPLIER
PDF
Ad4103173176
PDF
Design and Implementation of Multiplier Using Kcm and Vedic Mathematics by Us...
PDF
40120130405014
PDF
Hz3115131516
PDF
Hz3115131516
PPTX
Array multiplier
PPTX
Carry save multiplier
PPTX
Binary multiplier
PDF
A SURVEY - COMPARISON OF MULTIPLIERS USING DIFFERENT LOGIC STYLE
PPT
Datapath subsystem multiplication
PPTX
Multiplier presentation
PDF
Diseño digital
PDF
Computer arithmetics coa project pdf version
PPTX
Computer arithmetics (computer organisation & arithmetics) ppt
PDF
mrecadvancedvlsi subject sub-unit-4-ppt.pdf
PDF
Compare Efficiency of Different Multipliers Using Verilog Simulation & Modify...
PDF
PPT
Logic Fe Tcom
Low Power VLSI Design of Modified Booth Multiplier
Mini Project on 4 BIT SERIAL MULTIPLIER
Ad4103173176
Design and Implementation of Multiplier Using Kcm and Vedic Mathematics by Us...
40120130405014
Hz3115131516
Hz3115131516
Array multiplier
Carry save multiplier
Binary multiplier
A SURVEY - COMPARISON OF MULTIPLIERS USING DIFFERENT LOGIC STYLE
Datapath subsystem multiplication
Multiplier presentation
Diseño digital
Computer arithmetics coa project pdf version
Computer arithmetics (computer organisation & arithmetics) ppt
mrecadvancedvlsi subject sub-unit-4-ppt.pdf
Compare Efficiency of Different Multipliers Using Verilog Simulation & Modify...
Logic Fe Tcom
Ad

More from Preethi T G (14)

PPTX
Data communication and networks by B. Forouzan
PDF
Hacking and protecting yourself from hackers .
PPTX
Multimedia by Tay Vaughan
PDF
National symbols of india
PDF
Files in Operating system
PPTX
Various cultures in Tamil Nadu
DOCX
Normalization in relational database management systems
PPTX
Software Quality Management in Wipro and case tools ,Wipro Introduction and c...
PPTX
binary tree representation and traversal
PDF
Internet and world wide web
PPTX
Fundamental Rights and Duties
PPTX
Software engineering project(Bikes and scooters rental system)
PDF
Principles of programming languages(Functional programming Languages using LISP)
PPTX
Relational Database Management System(TCS)
Data communication and networks by B. Forouzan
Hacking and protecting yourself from hackers .
Multimedia by Tay Vaughan
National symbols of india
Files in Operating system
Various cultures in Tamil Nadu
Normalization in relational database management systems
Software Quality Management in Wipro and case tools ,Wipro Introduction and c...
binary tree representation and traversal
Internet and world wide web
Fundamental Rights and Duties
Software engineering project(Bikes and scooters rental system)
Principles of programming languages(Functional programming Languages using LISP)
Relational Database Management System(TCS)

Recently uploaded (20)

PDF
Odoo Companies in India – Driving Business Transformation.pdf
PDF
Salesforce Agentforce AI Implementation.pdf
PPTX
history of c programming in notes for students .pptx
PPTX
Operating system designcfffgfgggggggvggggggggg
PDF
Designing Intelligence for the Shop Floor.pdf
PDF
Cost to Outsource Software Development in 2025
PDF
Navsoft: AI-Powered Business Solutions & Custom Software Development
PDF
iTop VPN 6.5.0 Crack + License Key 2025 (Premium Version)
PPTX
Oracle Fusion HCM Cloud Demo for Beginners
PPTX
Log360_SIEM_Solutions Overview PPT_Feb 2020.pptx
PDF
How to Make Money in the Metaverse_ Top Strategies for Beginners.pdf
PDF
How AI/LLM recommend to you ? GDG meetup 16 Aug by Fariman Guliev
PDF
Product Update: Alluxio AI 3.7 Now with Sub-Millisecond Latency
PDF
Website Design Services for Small Businesses.pdf
PDF
AutoCAD Professional Crack 2025 With License Key
PDF
Tally Prime Crack Download New Version 5.1 [2025] (License Key Free
PDF
EN-Survey-Report-SAP-LeanIX-EA-Insights-2025.pdf
PPTX
Reimagine Home Health with the Power of Agentic AI​
PDF
Nekopoi APK 2025 free lastest update
PPTX
Weekly report ppt - harsh dattuprasad patel.pptx
Odoo Companies in India – Driving Business Transformation.pdf
Salesforce Agentforce AI Implementation.pdf
history of c programming in notes for students .pptx
Operating system designcfffgfgggggggvggggggggg
Designing Intelligence for the Shop Floor.pdf
Cost to Outsource Software Development in 2025
Navsoft: AI-Powered Business Solutions & Custom Software Development
iTop VPN 6.5.0 Crack + License Key 2025 (Premium Version)
Oracle Fusion HCM Cloud Demo for Beginners
Log360_SIEM_Solutions Overview PPT_Feb 2020.pptx
How to Make Money in the Metaverse_ Top Strategies for Beginners.pdf
How AI/LLM recommend to you ? GDG meetup 16 Aug by Fariman Guliev
Product Update: Alluxio AI 3.7 Now with Sub-Millisecond Latency
Website Design Services for Small Businesses.pdf
AutoCAD Professional Crack 2025 With License Key
Tally Prime Crack Download New Version 5.1 [2025] (License Key Free
EN-Survey-Report-SAP-LeanIX-EA-Insights-2025.pdf
Reimagine Home Health with the Power of Agentic AI​
Nekopoi APK 2025 free lastest update
Weekly report ppt - harsh dattuprasad patel.pptx

Computer organisation and architecture

  • 2. ARRAY MULTIPLAYER • Checking the bits of the multiplier one at a time and forming partial products is a sequential operation that requires a sequence of add and shift micro- operations. ARRAY MULTIPLICATION:A binary multiplier is an electronic circuit used in digital electronics, such as a computer, to multiply two binary numbers. It is built using binary adders.
  • 3. • The multiplication of two binary numbers can be done with one micro-operation by means of a combinational circuit that forms the product bits all at once • This is a fast way of multiplying two numbers since all it takes is the time for the signals to propagate through the gates that form the multiplication array. • An array multiplier requires a large number of gates, and for this reason it was not economical until the development of integrated circuits. • It is combinational circuit used for multiplying two binary numbers by employing an array of FULL ADDERS and HALF ADDERS.
  • 4. EXAMPLEOFARRAYMULTIPLAYER Two bit array multiplayer 1. P(0)= a0b0 2. P(1)=a1b0 + b1a0 3. P(2) = a1b1 + c1 where c1 is the carry generated during the addition for the P(1) term. 4. P(3) = c2 where c2 is the carry generated during the addition for the P(2) term. Assuming A = a1a0 and B= b1b0
  • 5. ANOTHER EXAMPLE , WHICH IS 4 BIT BY 3 BIT ARRAY MULTIPLIER • Binary number of four bits is represent as as b3.b2,b1,b0 • Number of three bits is represented aS a2,A1,a0 K= and j=3, we need 12 AND Gates To produce a product of seven bits. and FOUR BIT ADDERS
  • 6. ADVANTAGES AND DISADVANTAGES ADVANTAGES DISADVANTAGES • Minimum complexity • Esily scalable • Esily pipelined • Regular shape • Easy to place and route • High power consumption • More digital gates resulting in large chip area • The speed will be slow for a very wide multiplier • the worst-case delay of the multiplierproportional to the width of themultiplier.