SlideShare a Scribd company logo
Decoder for digital electronics
•A decoder is a logic circuit that accepts a set of inputs that
represents a binary number and activates only the output
that corresponds to the input number.
•In other words, a decoder circuit looks at its inputs,
determines which binary number is present there, and
activates the one output that corresponds to that number ;
all other outputs remain inactive




  2
In its general form, a decoder has N input lines to handle N
bits and form one to 2 N output lines to indicate the presence
of one or more N-bit combinations.


The basic binary function
•An AND gate can be used as the basic decoding element
because it produces a HIGH output only when all inputs are
HIGH

Refer next slide for example
 3
Decoder for digital electronics
   Binary decoder
   2-bit decoder
   3-bit decoder
   BCD-to-decimal decoder
   BCD-to-Seven-Segment Decoder
   Binary decoder
    The output is 1 only when:
      A0 = 1
      A2 = 0
      A3 = 0
      A4 = 1



                            This is only one of an infinite
                            number of examples
Decoder for digital electronics
Decoder for digital electronics
Decoder for digital electronics
     Specification
         Digital readouts on many digital products often use
          LED seven-segment displays.
         Each digit is created by lighting the appropriate
          segments. The segments are labeled a,b,c,d,e,f,g
         The decoder takes a BCD input and outputs the
          correct code for the seven-segment display.




9/15/09 - L12 Combinational   Copyright 2009 - Joanne DeGroat,
Logic Design                             ECE, OSU                10
     Input: A 4-bit binary value that is a BCD coded
       input.
      Outputs: 7 bits, a through g for each of the
       segments of the display.
      Operation: Decode the input to activate the
       correct segments.




9/15/09 - L12 Combinational   Copyright 2009 - Joanne DeGroat,
Logic Design                             ECE, OSU                11
Step 2 (Formulation)
                  BCD Input                     7 Segment Decoder
  Decimal   A       B     C        D   a    b     c    d     e      f   g
     0      0       0     0        0   1    1     1     1    1      1   0
     1      0       0     0        1   0    1     1     0    0      0   0
     2      0       0     1        0   1    1     0     1    1      0   1
     3      0       0     1        1   1    1     1     1    0      0   1
                                                                            Invalid BCD
     4      0       1     0        0   0    1     1     0    0      1   1   codes
     5      0       1     0        1   1    0     1     1    0      1   1   =
                                                                            No Light
     6      0       1     1        0   1    0     1     1    1      1   1
     7      0       1     1        1   1    1     1     0    0      0   0
     8      1       0     0        0   1    1     1     1    1      1   1
     9      1       0     0        1   1    1     1     0    0      1   1
   10-15        All Other Inputs       0    0     0     0    0      0   0


                              Ahmad Almulhem, KFUPM 2010
Step 3 (Optimization)




        a                  b                         c   d




        e                  f                         g


                        Ahmad Almulhem, KFUPM 2010
Step 3 (Optimization) (cont.)



 a = A’C + A’BD + AB’C’ + B’C’D’
 b = A’B’ + A’C’D’ + A’CD + B’C’
 c = A’B + B’C’ + A’C’ + A’D
 d = A’CD’ + A’B’C + B’C’D’+AB’C’+A’BC’D
 e = A’CD’ + B’C’D’
 f = A’BC’ + A’C’D’ + A’BD’ + AB’C’
 g = A’CD’ + A’B’C + A’BC’ + AB’C’


                       Exercise: Draw the circuit

                            Ahmad Almulhem, KFUPM 2010
   BCD-to-decimal decoder

More Related Content

PDF
Mini Project on 4 BIT SERIAL MULTIPLIER
PPT
Moore and Mealy machines
PDF
Programmable Logic Array(PLA), digital circuits
PPTX
Combinational circuits
PDF
Decoders
PPTX
Registers and its type DLD
PPTX
Finite State Machine.ppt.pptx
PPTX
Mini Project on 4 BIT SERIAL MULTIPLIER
Moore and Mealy machines
Programmable Logic Array(PLA), digital circuits
Combinational circuits
Decoders
Registers and its type DLD
Finite State Machine.ppt.pptx

What's hot (20)

PPT
Booths Multiplication Algorithm
PPTX
4 bit Binary to Gray converter using XOR
PPTX
7 segment led interfacing with 8051
PPTX
Verilog
PPTX
IEEE floating point representation
PPTX
Encoder and decoder
PPTX
Finite state machines
PPT
Programmable Logic Devices Plds
PDF
Verilog lab manual (ECAD and VLSI Lab)
PPTX
Logic gates and its realization
PPTX
PPT
Verilog tutorial
PPT
Arithmetic Logic Unit (ALU)
PPTX
LCD Interacing with 8051
PPT
Multiplexers & Demultiplexers
PPTX
Overview of Shift register and applications
PPTX
FSM and ASM
PPT
basic logic gates
DOCX
UNIT-IV .FINITE STATE MACHINES
PPTX
Combinational Logic with MSI and LSI
Booths Multiplication Algorithm
4 bit Binary to Gray converter using XOR
7 segment led interfacing with 8051
Verilog
IEEE floating point representation
Encoder and decoder
Finite state machines
Programmable Logic Devices Plds
Verilog lab manual (ECAD and VLSI Lab)
Logic gates and its realization
Verilog tutorial
Arithmetic Logic Unit (ALU)
LCD Interacing with 8051
Multiplexers & Demultiplexers
Overview of Shift register and applications
FSM and ASM
basic logic gates
UNIT-IV .FINITE STATE MACHINES
Combinational Logic with MSI and LSI
Ad

Viewers also liked (11)

PPTX
Computer Architecture
PPT
PDF
Central processing unit
PPT
central processing unit and pipeline
PPTX
The central processing unit by group 5 2015
PPTX
Central processing unit
PPT
Three Central Processing Unit
DOCX
Central processing unit
PPSX
08. Central Processing Unit (CPU)
PPT
Computer Architecture
Central processing unit
central processing unit and pipeline
The central processing unit by group 5 2015
Central processing unit
Three Central Processing Unit
Central processing unit
08. Central Processing Unit (CPU)
Ad

Similar to Decoder for digital electronics (20)

PPTX
COMBINATIONAL CIRCUITS
PPTX
Unit 2.pptx
PPT
Chapter 4 combinational_logic
PDF
Chapter-04.pdf
PPTX
Chapter 5: Cominational Logic with MSI and LSI
PPTX
Lecture-5a - Half and Full Adxcccder.pptx
PDF
Decoders and encoders
PPTX
Digital VLSI - Unit 2.pptx
PDF
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
PPTX
Mux decod pld2_vs2
PDF
logic.deghjkl;jldddghbmedgygshedgyssfjfheueh
PDF
Digital notes
PDF
86254 162058-ee2255-digital-logic-circuits
PDF
Encoder_decoder_si.pdf
PPT
08 decoder
PPTX
Lecture-5b - BCD Adder and Carry Propagation, Comparator (2).pptx
PDF
16%20 lecture
PDF
Combinational logic 1
PPTX
Bcd with access 3
COMBINATIONAL CIRCUITS
Unit 2.pptx
Chapter 4 combinational_logic
Chapter-04.pdf
Chapter 5: Cominational Logic with MSI and LSI
Lecture-5a - Half and Full Adxcccder.pptx
Decoders and encoders
Digital VLSI - Unit 2.pptx
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
Mux decod pld2_vs2
logic.deghjkl;jldddghbmedgygshedgyssfjfheueh
Digital notes
86254 162058-ee2255-digital-logic-circuits
Encoder_decoder_si.pdf
08 decoder
Lecture-5b - BCD Adder and Carry Propagation, Comparator (2).pptx
16%20 lecture
Combinational logic 1
Bcd with access 3

Decoder for digital electronics

  • 2. •A decoder is a logic circuit that accepts a set of inputs that represents a binary number and activates only the output that corresponds to the input number. •In other words, a decoder circuit looks at its inputs, determines which binary number is present there, and activates the one output that corresponds to that number ; all other outputs remain inactive 2
  • 3. In its general form, a decoder has N input lines to handle N bits and form one to 2 N output lines to indicate the presence of one or more N-bit combinations. The basic binary function •An AND gate can be used as the basic decoding element because it produces a HIGH output only when all inputs are HIGH Refer next slide for example 3
  • 5. Binary decoder  2-bit decoder  3-bit decoder  BCD-to-decimal decoder  BCD-to-Seven-Segment Decoder
  • 6. Binary decoder The output is 1 only when: A0 = 1 A2 = 0 A3 = 0 A4 = 1 This is only one of an infinite number of examples
  • 10. Specification  Digital readouts on many digital products often use LED seven-segment displays.  Each digit is created by lighting the appropriate segments. The segments are labeled a,b,c,d,e,f,g  The decoder takes a BCD input and outputs the correct code for the seven-segment display. 9/15/09 - L12 Combinational Copyright 2009 - Joanne DeGroat, Logic Design ECE, OSU 10
  • 11. Input: A 4-bit binary value that is a BCD coded input.  Outputs: 7 bits, a through g for each of the segments of the display.  Operation: Decode the input to activate the correct segments. 9/15/09 - L12 Combinational Copyright 2009 - Joanne DeGroat, Logic Design ECE, OSU 11
  • 12. Step 2 (Formulation) BCD Input 7 Segment Decoder Decimal A B C D a b c d e f g 0 0 0 0 0 1 1 1 1 1 1 0 1 0 0 0 1 0 1 1 0 0 0 0 2 0 0 1 0 1 1 0 1 1 0 1 3 0 0 1 1 1 1 1 1 0 0 1 Invalid BCD 4 0 1 0 0 0 1 1 0 0 1 1 codes 5 0 1 0 1 1 0 1 1 0 1 1 = No Light 6 0 1 1 0 1 0 1 1 1 1 1 7 0 1 1 1 1 1 1 0 0 0 0 8 1 0 0 0 1 1 1 1 1 1 1 9 1 0 0 1 1 1 1 0 0 1 1 10-15 All Other Inputs 0 0 0 0 0 0 0 Ahmad Almulhem, KFUPM 2010
  • 13. Step 3 (Optimization) a b c d e f g Ahmad Almulhem, KFUPM 2010
  • 14. Step 3 (Optimization) (cont.) a = A’C + A’BD + AB’C’ + B’C’D’ b = A’B’ + A’C’D’ + A’CD + B’C’ c = A’B + B’C’ + A’C’ + A’D d = A’CD’ + A’B’C + B’C’D’+AB’C’+A’BC’D e = A’CD’ + B’C’D’ f = A’BC’ + A’C’D’ + A’BD’ + AB’C’ g = A’CD’ + A’B’C + A’BC’ + AB’C’ Exercise: Draw the circuit Ahmad Almulhem, KFUPM 2010
  • 15. BCD-to-decimal decoder