SlideShare a Scribd company logo
DIGITAL ELECTRONICS
B.SC FY
BY
GAWARE S.R.
COMPUTER SCIENCE DEPARTMENT
Basic Logic Gates
Logic gates constitute the foundation blocks for digital logic. Let us start by reviewing
these gates and their truth tables:
1. AND Gate
An AND Gate has two or more inputs and produces one output as follows: output = 1 if
all of the inputs are high, output = 0 if one or more of the inputs are low [1].
An OR gate also has two or more inputs and produces one output as follows: output = 1
if one or more inputs are high, output = 0 if all inputs are low [1]:
2. OR Gate:
An OR gate also has two or more inputs and produces one output as follows:
output = 1 if one or more inputs are high, output = 0 if all inputs are low [1]:
3.NOT Gate:
The inverter gate has one input and produces one output as follows: output
=1 if input is low, output = 0 if input is high [1].
4. The NAND gate has two or more inputs and produces one output as follows:
output = 0 if all the inputs are high, output = 1 if any of the inputs are low [1]
5. NOR Gate:
The NOR gate has two or more inputs and produces one output as follows:
output = 1 if all inputs are low, output = 0 if any of the inputs is high [1].
6. EX-OR Gate: The Exclusive-OR gate always has two inputs only and
produces one output as follows: output = 1 when inputs are not similar,
output = 0 when inputs are the same [1].
7. EX-NOR Gate:
The Exclusive-NOR gate always has two inputs only and produces one
output as follows: output = 1 when inputs are both high or are both low,
output = 0 when inputs are not similar [1].
Half Adder:
Adding two single-bit binary values X, Y produces a sum S bit and a carry out
C-out bit. This operation is called half addition and the circuit to realize it is
called a half adder.
TRUTH TABLE
X Y SUM CARRY
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
SYMBOL
S (X,Y) = (1,2)
S = X'Y + XY'
S = XY
CARRY(X,Y) = (3)
CARRY = XY
CIRCUIT
Full Adder
Full adder takes a three-bits input. Adding two single-bit binary values X, Y with a
carry input bit C-in produces a sum bit S and a carry out C-out bit.
Truth Table
X Y Z SUM CARRY
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
CIRCUIT

More Related Content

PDF
Logic gates and Boolean.pdf
PDF
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
PPTX
fundamentals - week1 to week 4 slide.pptx
PPTX
Digital Electronics-Review of Logic Gates.pptx
PDF
Logic gates
PPTX
Logic gates
PDF
BASIC LOGIC GATES.pdf
PPTX
11_Fundamentals_of_Digital_Electronics_L.pptx
Logic gates and Boolean.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
fundamentals - week1 to week 4 slide.pptx
Digital Electronics-Review of Logic Gates.pptx
Logic gates
Logic gates
BASIC LOGIC GATES.pdf
11_Fundamentals_of_Digital_Electronics_L.pptx

Similar to digital electronics.pptx Logic gates, adders (20)

PPTX
Digital Logic Gates .pptx
PPTX
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
PPTX
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
PDF
logic gates
PPTX
Lecture 04-Digital logic gates.pptx
PPTX
DOC-20240203-WA0000.pptx
PPTX
Computer System Architecture lecture 12 GLAU
PPTX
Logic gates and Digital system.pptx
PPTX
Logic circuits and design PART 3.pptx
PPTX
digital electronics .pptx
PPTX
EEE-4822_8th_8A_PRESENTATION fILE 8TH.pptx
PDF
PPTX
STE 10 Logic gates.pptx
PPTX
Logic Gates.pptx
DOCX
combinational-circuit____gates_456788 (2).docx
PPTX
chapter3.pptx electrical engineering for university
PPTX
Digital logic Gates of Computer Science
PDF
Basic Logic Gates with Truth Tables.pdf
PPT
Digital Basics
PPTX
Boolean Aljabra.pptx of dld and computer
Digital Logic Gates .pptx
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
logic gates
Lecture 04-Digital logic gates.pptx
DOC-20240203-WA0000.pptx
Computer System Architecture lecture 12 GLAU
Logic gates and Digital system.pptx
Logic circuits and design PART 3.pptx
digital electronics .pptx
EEE-4822_8th_8A_PRESENTATION fILE 8TH.pptx
STE 10 Logic gates.pptx
Logic Gates.pptx
combinational-circuit____gates_456788 (2).docx
chapter3.pptx electrical engineering for university
Digital logic Gates of Computer Science
Basic Logic Gates with Truth Tables.pdf
Digital Basics
Boolean Aljabra.pptx of dld and computer
Ad

Recently uploaded (20)

PDF
Automation-in-Manufacturing-Chapter-Introduction.pdf
PDF
composite construction of structures.pdf
DOCX
573137875-Attendance-Management-System-original
PPTX
bas. eng. economics group 4 presentation 1.pptx
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
PDF
Digital Logic Computer Design lecture notes
PPTX
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
PPTX
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PDF
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
PPTX
additive manufacturing of ss316l using mig welding
PDF
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
PPT
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
PPTX
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PDF
PPT on Performance Review to get promotions
PPTX
Internet of Things (IOT) - A guide to understanding
PPTX
Construction Project Organization Group 2.pptx
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
Automation-in-Manufacturing-Chapter-Introduction.pdf
composite construction of structures.pdf
573137875-Attendance-Management-System-original
bas. eng. economics group 4 presentation 1.pptx
CYBER-CRIMES AND SECURITY A guide to understanding
Digital Logic Computer Design lecture notes
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
additive manufacturing of ss316l using mig welding
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
R24 SURVEYING LAB MANUAL for civil enggi
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PPT on Performance Review to get promotions
Internet of Things (IOT) - A guide to understanding
Construction Project Organization Group 2.pptx
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
Ad

digital electronics.pptx Logic gates, adders

  • 1. DIGITAL ELECTRONICS B.SC FY BY GAWARE S.R. COMPUTER SCIENCE DEPARTMENT
  • 2. Basic Logic Gates Logic gates constitute the foundation blocks for digital logic. Let us start by reviewing these gates and their truth tables: 1. AND Gate An AND Gate has two or more inputs and produces one output as follows: output = 1 if all of the inputs are high, output = 0 if one or more of the inputs are low [1]. An OR gate also has two or more inputs and produces one output as follows: output = 1 if one or more inputs are high, output = 0 if all inputs are low [1]:
  • 3. 2. OR Gate: An OR gate also has two or more inputs and produces one output as follows: output = 1 if one or more inputs are high, output = 0 if all inputs are low [1]:
  • 4. 3.NOT Gate: The inverter gate has one input and produces one output as follows: output =1 if input is low, output = 0 if input is high [1]. 4. The NAND gate has two or more inputs and produces one output as follows: output = 0 if all the inputs are high, output = 1 if any of the inputs are low [1]
  • 5. 5. NOR Gate: The NOR gate has two or more inputs and produces one output as follows: output = 1 if all inputs are low, output = 0 if any of the inputs is high [1]. 6. EX-OR Gate: The Exclusive-OR gate always has two inputs only and produces one output as follows: output = 1 when inputs are not similar, output = 0 when inputs are the same [1].
  • 6. 7. EX-NOR Gate: The Exclusive-NOR gate always has two inputs only and produces one output as follows: output = 1 when inputs are both high or are both low, output = 0 when inputs are not similar [1].
  • 7. Half Adder: Adding two single-bit binary values X, Y produces a sum S bit and a carry out C-out bit. This operation is called half addition and the circuit to realize it is called a half adder. TRUTH TABLE X Y SUM CARRY 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 SYMBOL
  • 8. S (X,Y) = (1,2) S = X'Y + XY' S = XY CARRY(X,Y) = (3) CARRY = XY CIRCUIT
  • 9. Full Adder Full adder takes a three-bits input. Adding two single-bit binary values X, Y with a carry input bit C-in produces a sum bit S and a carry out C-out bit. Truth Table X Y Z SUM CARRY 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1