SlideShare a Scribd company logo
BSCS fall-2017
Assignment Submitted To:
Mam Amna Dilawar
Assignment Submitted By:
Shefa Idrees # 101631049
Assignment Submitted By:
NAND, NOR implementation & Scenario Study
Department of Computer Science
Post Graduate College for Women
Samanabad, Lahore.
Universal logic gates
‘Universal logic gates’ are NAND gate and NOR gates. The reason behind this is,
NAND gate and NOR gate can perform (or can function like) all the 3 basic gates,
such as AND gate, OR gate and NOT gate. We can design any basic logic gate by
using NAND gate or NOR gate. This is why they are called as “Universal gates”.
NAND Gate or AND Invert:
In digital electronics, a NAND gate (negative-AND) is a logic gate which produces
an output which is false only if all its inputs are true; thus its output is complement to
that of the AND gate.
The sum of product or SOP form is represented by using basic logic gates like NAND
gate and NOR gate. The SOP form implementation will have the AND/NAND gate at
its input side and as the output of the function is the sum of all product terms, it has an
OR/NOR gate at its output side.
Any logic function can be implemented using NAND gates. To achieve this first logic
function has to be written in Sum Of Product (SOP) form.Once logic function is
converted to SOP, then it is very easy to implement using NAND gate. And it is easy
to derive SOP when diagram is there. For instance:
Implementation of Boolean functions using NAND gates
The important thing to remember about NAND gate is this is the inverse of basic
AND gate. This means the output of the NAND gate is equal to the complement of
the output of the AND gate.
Let’s see an example to understand the implementation.
Implement the Boolean function by using a NAND logic gate.
F (A, B, C, D, E) = A + (B’ + C) (D’ + BE’)
NOR Gate or Invert-AND:
NOR is the result of the negation of the OR operator. A HIGH output (1) results if
both the inputs to the gate are LOW (0); if one or both input is HIGH (1), a LOW
output (0) results.
AND-Invert Invert-OR
The product of sums or POS form can be represented by using basic logic gates like
NAND/AND gate and NOR/OR gates. The POS form implementation will have the
NOR/OR gate at its input side and as the output of the function is product of all sum
terms, it has NAND/AND gate at its output side. In POS form implementation, we use
NOT gate to represent the inverse or complement of the variables.
Any logic function can be implemented using NOR gates. To achieve this, first the
logic function has to be written in Product of Sum (POS) form. Once it is converted to
POS, then it's very easy to implement using NOR gate. And it is easy to derive SOP
when diagram is there. For instance:
Implementation of Boolean functions using NOR gates
NOR gate is the combination of OR gate and NOT gate and this can function like
AND gate, OR gate and NOT gate. So we use NOR gate to implement the Boolean
functions. The important thing to remember about NOR gate is this is the inverse of
basic OR gate. This means the output of the NOR gate is equal to the output of the
OR gate.
Let’s see an example to understand the implementation.
Implement the Boolean function by using NOR logic gate.
g (A, B, C, D, E, F) = (A E) + (B D E) + (B C E F)
We can solve the given equation as
g (A, B, C, D, E, F) = AE + BDE + BCEF
= (A + BD + BCF) E
= (A + B (D + CF)) E
In NOR gate implementation, we use NOR gates at both input and output side.
Observe the designed logic diagram below.
Scenario:
Three friends are trying to decide what to do Saturday night (combine study or
combine assignment). They settle the issue by a vote (everyone gets a single vote, the
ACTIVIY with the most votes wins.)Assume you want a computer to automatically
compile the votes and declare the winning activity.
Input logic variables:
V1 = Vote of person 1 (T=Combine assignment, F=Combine study)
V2 = Vote of person 2 (T=Combine assignment, F=Combine study)
V3 = Vote of person 3 (T=Combine assignment, F=Combine study)
Output logical variables:
ACTIVIY = Choice of ACTIVIY (T=Combine assignment, F=Combine study)
Logical expression:
ACTIVIY = (V1 AND V2) OR (V1 AND V3) OR (V2 AND V3)
To check if the logical expression is correct computer must be ready for any input,
and must compute correct results in all cases.
Must go through all possible input combinations:
Its truth table is given below:
INPUTS:
V1 V2 V3
OUPUTS:
ACTIVIY
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 1
1 0 0 0
1 0 1 1
1 1 0 1
1 1 1 1
Diagram for example:
Reference
http://www.electronicshub.org/implementation-of-boolean-functions-usin
g-logic-gates/
http://homepages.cae.wisc.edu/~ece352/fall01_kime/lectures/Lecture_2-7
_f01.pdf
http://www.asic-world.com/digital/gates3.html
https://en.wikipedia.org/wiki/NOR_gate
https://en.wikipedia.org/wiki/NAND_gate

More Related Content

PPT
9. logic gates._rr
PDF
Choosing gates, Schematic Diagrams and Logic Gates Code
PPTX
Knowledge Engineering in FOL.
PPTX
7 realization of logic function using logic gates (1)
PPTX
Logic Gates - R.D.Sivakumar
PPT
Interm codegen
DOC
PPT
Digital logic gates and Boolean algebra
9. logic gates._rr
Choosing gates, Schematic Diagrams and Logic Gates Code
Knowledge Engineering in FOL.
7 realization of logic function using logic gates (1)
Logic Gates - R.D.Sivakumar
Interm codegen
Digital logic gates and Boolean algebra

What's hot (20)

PPTX
Logic Gates
PPTX
Logic gates and NAND and NOR univarsal gates
PPTX
Modeling Style and Delay Model of VHDL By Ap
PPT
Introduction to Boolean Algebra
PPTX
Computer circuit logic
PPT
PPTX
Intermediate code generation1
PPTX
Basic Logic gates
PPT
Basics of c++ Programming Language
PPTX
C formatted and unformatted input and output constructs
PPT
Digital Circuit Verification Hardware Descriptive Language Verilog
PPTX
Introduction to c++
PDF
Verilog tutorial
PPTX
Logic gates 07 11-2014
PPT
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
PPTX
Octal encoding
PPTX
Technical aptitude Test 1 CSE
PPTX
Logic gates
PPTX
investagatory PHYSICS-LOGIC GATES
PPT
Lec 2 digital basics
Logic Gates
Logic gates and NAND and NOR univarsal gates
Modeling Style and Delay Model of VHDL By Ap
Introduction to Boolean Algebra
Computer circuit logic
Intermediate code generation1
Basic Logic gates
Basics of c++ Programming Language
C formatted and unformatted input and output constructs
Digital Circuit Verification Hardware Descriptive Language Verilog
Introduction to c++
Verilog tutorial
Logic gates 07 11-2014
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
Octal encoding
Technical aptitude Test 1 CSE
Logic gates
investagatory PHYSICS-LOGIC GATES
Lec 2 digital basics
Ad

Similar to Digital Logic & Design (20)

PPTX
Universal Gates - Aneesa N Ali
PDF
Logic gates and Boolean.pdf
PPT
Basicgatesanduniversalgates
DOCX
Deld lab manual
PPTX
LOGIC GATES WEEK 5.pptx
PPTX
Digital Electronics-Review of Logic Gates.pptx
PPTX
Nand and nor as a universal gates
PDF
Logic Gates.pdf A short evaluation and description of logic gates
PPTX
Physics_Investigatory_Project_on_Logic_G.pptx
PPTX
chapter3.pptx electrical engineering for university
DOCX
Logic gates
PPTX
Digital logic
PPTX
Nand and nor
PPT
boolean algrebra and logic gates in short
PPTX
Lecture 04-Digital logic gates.pptx
DOCX
combinational-circuit____gates_456788 (2).docx
PDF
LOGIC GATE ||CLASS 12 PHYSICS I
DOCX
Basic gates and functions
PPTX
Logic gates (1)
PPTX
Logic gates digital electronics
Universal Gates - Aneesa N Ali
Logic gates and Boolean.pdf
Basicgatesanduniversalgates
Deld lab manual
LOGIC GATES WEEK 5.pptx
Digital Electronics-Review of Logic Gates.pptx
Nand and nor as a universal gates
Logic Gates.pdf A short evaluation and description of logic gates
Physics_Investigatory_Project_on_Logic_G.pptx
chapter3.pptx electrical engineering for university
Logic gates
Digital logic
Nand and nor
boolean algrebra and logic gates in short
Lecture 04-Digital logic gates.pptx
combinational-circuit____gates_456788 (2).docx
LOGIC GATE ||CLASS 12 PHYSICS I
Basic gates and functions
Logic gates (1)
Logic gates digital electronics
Ad

More from Shefa Idrees (20)

DOCX
Tele Communications - IEEE 802.11
DOCX
Data Communication IPv6, Ethernet, OSI Model, Transmission Impairments
PDF
Interrupts in CPU
DOCX
Relational Algebra Operations
PDF
Query trees
PDF
Description of everything necessary for startup
PPTX
Presentation Skills
PDF
File Handling in Assembly Prezi slides
PPTX
Paragraph Types and Ways to Write Them
PPTX
Memo Writing
PPTX
Cover letters
PDF
Pakistan Foreign Policy...Its objectives and Principles
PDF
The constitution of pakistan
PDF
Report & its types
PPTX
Project proposal
PDF
Model abstract
PDF
Importance & Significance of Islamic Civilization
PDF
Significance & Importance of Studying the Life of Holy Prophet (S.A.W)
PDF
The Complete Diode Model
PDF
Computer Network & Types
Tele Communications - IEEE 802.11
Data Communication IPv6, Ethernet, OSI Model, Transmission Impairments
Interrupts in CPU
Relational Algebra Operations
Query trees
Description of everything necessary for startup
Presentation Skills
File Handling in Assembly Prezi slides
Paragraph Types and Ways to Write Them
Memo Writing
Cover letters
Pakistan Foreign Policy...Its objectives and Principles
The constitution of pakistan
Report & its types
Project proposal
Model abstract
Importance & Significance of Islamic Civilization
Significance & Importance of Studying the Life of Holy Prophet (S.A.W)
The Complete Diode Model
Computer Network & Types

Recently uploaded (20)

PPTX
Orientation - ARALprogram of Deped to the Parents.pptx
PPTX
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
PPTX
master seminar digital applications in india
PPTX
Radiologic_Anatomy_of_the_Brachial_plexus [final].pptx
PDF
A systematic review of self-coping strategies used by university students to ...
PDF
ChatGPT for Dummies - Pam Baker Ccesa007.pdf
PPTX
Introduction-to-Literarature-and-Literary-Studies-week-Prelim-coverage.pptx
PDF
Trump Administration's workforce development strategy
PDF
Yogi Goddess Pres Conference Studio Updates
PDF
2.FourierTransform-ShortQuestionswithAnswers.pdf
PDF
STATICS OF THE RIGID BODIES Hibbelers.pdf
PDF
Classroom Observation Tools for Teachers
PDF
LNK 2025 (2).pdf MWEHEHEHEHEHEHEHEHEHEHE
PDF
01-Introduction-to-Information-Management.pdf
PDF
Practical Manual AGRO-233 Principles and Practices of Natural Farming
PDF
Microbial disease of the cardiovascular and lymphatic systems
PDF
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
PDF
RMMM.pdf make it easy to upload and study
PPTX
UV-Visible spectroscopy..pptx UV-Visible Spectroscopy – Electronic Transition...
PDF
What if we spent less time fighting change, and more time building what’s rig...
Orientation - ARALprogram of Deped to the Parents.pptx
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
master seminar digital applications in india
Radiologic_Anatomy_of_the_Brachial_plexus [final].pptx
A systematic review of self-coping strategies used by university students to ...
ChatGPT for Dummies - Pam Baker Ccesa007.pdf
Introduction-to-Literarature-and-Literary-Studies-week-Prelim-coverage.pptx
Trump Administration's workforce development strategy
Yogi Goddess Pres Conference Studio Updates
2.FourierTransform-ShortQuestionswithAnswers.pdf
STATICS OF THE RIGID BODIES Hibbelers.pdf
Classroom Observation Tools for Teachers
LNK 2025 (2).pdf MWEHEHEHEHEHEHEHEHEHEHE
01-Introduction-to-Information-Management.pdf
Practical Manual AGRO-233 Principles and Practices of Natural Farming
Microbial disease of the cardiovascular and lymphatic systems
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
RMMM.pdf make it easy to upload and study
UV-Visible spectroscopy..pptx UV-Visible Spectroscopy – Electronic Transition...
What if we spent less time fighting change, and more time building what’s rig...

Digital Logic & Design

  • 1. BSCS fall-2017 Assignment Submitted To: Mam Amna Dilawar Assignment Submitted By: Shefa Idrees # 101631049 Assignment Submitted By: NAND, NOR implementation & Scenario Study Department of Computer Science Post Graduate College for Women Samanabad, Lahore.
  • 2. Universal logic gates ‘Universal logic gates’ are NAND gate and NOR gates. The reason behind this is, NAND gate and NOR gate can perform (or can function like) all the 3 basic gates, such as AND gate, OR gate and NOT gate. We can design any basic logic gate by using NAND gate or NOR gate. This is why they are called as “Universal gates”. NAND Gate or AND Invert: In digital electronics, a NAND gate (negative-AND) is a logic gate which produces an output which is false only if all its inputs are true; thus its output is complement to that of the AND gate. The sum of product or SOP form is represented by using basic logic gates like NAND gate and NOR gate. The SOP form implementation will have the AND/NAND gate at its input side and as the output of the function is the sum of all product terms, it has an OR/NOR gate at its output side. Any logic function can be implemented using NAND gates. To achieve this first logic function has to be written in Sum Of Product (SOP) form.Once logic function is converted to SOP, then it is very easy to implement using NAND gate. And it is easy to derive SOP when diagram is there. For instance:
  • 3. Implementation of Boolean functions using NAND gates The important thing to remember about NAND gate is this is the inverse of basic AND gate. This means the output of the NAND gate is equal to the complement of the output of the AND gate. Let’s see an example to understand the implementation. Implement the Boolean function by using a NAND logic gate. F (A, B, C, D, E) = A + (B’ + C) (D’ + BE’) NOR Gate or Invert-AND: NOR is the result of the negation of the OR operator. A HIGH output (1) results if both the inputs to the gate are LOW (0); if one or both input is HIGH (1), a LOW output (0) results. AND-Invert Invert-OR
  • 4. The product of sums or POS form can be represented by using basic logic gates like NAND/AND gate and NOR/OR gates. The POS form implementation will have the NOR/OR gate at its input side and as the output of the function is product of all sum terms, it has NAND/AND gate at its output side. In POS form implementation, we use NOT gate to represent the inverse or complement of the variables. Any logic function can be implemented using NOR gates. To achieve this, first the logic function has to be written in Product of Sum (POS) form. Once it is converted to POS, then it's very easy to implement using NOR gate. And it is easy to derive SOP when diagram is there. For instance: Implementation of Boolean functions using NOR gates NOR gate is the combination of OR gate and NOT gate and this can function like AND gate, OR gate and NOT gate. So we use NOR gate to implement the Boolean functions. The important thing to remember about NOR gate is this is the inverse of basic OR gate. This means the output of the NOR gate is equal to the output of the OR gate. Let’s see an example to understand the implementation.
  • 5. Implement the Boolean function by using NOR logic gate. g (A, B, C, D, E, F) = (A E) + (B D E) + (B C E F) We can solve the given equation as g (A, B, C, D, E, F) = AE + BDE + BCEF = (A + BD + BCF) E = (A + B (D + CF)) E In NOR gate implementation, we use NOR gates at both input and output side. Observe the designed logic diagram below. Scenario: Three friends are trying to decide what to do Saturday night (combine study or combine assignment). They settle the issue by a vote (everyone gets a single vote, the ACTIVIY with the most votes wins.)Assume you want a computer to automatically compile the votes and declare the winning activity. Input logic variables: V1 = Vote of person 1 (T=Combine assignment, F=Combine study) V2 = Vote of person 2 (T=Combine assignment, F=Combine study)
  • 6. V3 = Vote of person 3 (T=Combine assignment, F=Combine study) Output logical variables: ACTIVIY = Choice of ACTIVIY (T=Combine assignment, F=Combine study) Logical expression: ACTIVIY = (V1 AND V2) OR (V1 AND V3) OR (V2 AND V3) To check if the logical expression is correct computer must be ready for any input, and must compute correct results in all cases. Must go through all possible input combinations: Its truth table is given below:
  • 7. INPUTS: V1 V2 V3 OUPUTS: ACTIVIY 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 1 1 1 1 1 Diagram for example: