Computer Architecture



     Instruction Sets
     Characteristics
      and Functions
What is an instruction set?
• The complete collection of instructions that are
  understood by a CPU
• Machine Code
• Binary
• Usually represented by assembly codes
Elements of an Instruction
• Operation code (Op code)
  —Do this
• Source Operand reference
  —To this
• Result Operand reference
  —Put the answer here
• Next Instruction Reference
  —When you have done that, do this...
Where have all the Operands gone?
•   Long time passing….
•   (If you don’t understand, you’re too young!)
•   Main memory (or virtual memory or cache)
•   CPU register
•   I/O device
Instruction Cycle State Diagram
Instruction Representation
• In machine code each instruction has a unique
  bit pattern
• For human consumption (well, programmers
  anyway) a symbolic representation is used
  —e.g. ADD, SUB, LOAD
• Operands can also be represented in this way
  —ADD A,B
Simple Instruction Format
Instruction Types
•   Data processing
•   Data storage (main memory)
•   Data movement (I/O)
•   Program flow control
Number of Addresses (a)
• 3 addresses
  —Operand 1, Operand 2, Result
  —a = b + c;
  —May be a forth - next instruction (usually implicit)
  —Not common
  —Needs very long words to hold everything
Number of Addresses (b)
• 2 addresses
  —One address doubles as operand and result
  —a = a + b
  —Reduces length of instruction
  —Requires some extra work
     – Temporary storage to hold some results
Number of Addresses (c)
• 1 address
  —Implicit second address
  —Usually a register (accumulator)
  —Common on early machines
Number of Addresses (d)
• 0 (zero) addresses
  —All addresses implicit
  —Uses a stack
  —e.g. push a
  —     push b
  —     add
  —     pop c


  —c = a + b
How Many Addresses
• More addresses
  —More complex (powerful?) instructions
  —More registers
     – Inter-register operations are quicker
  —Fewer instructions per program
• Fewer addresses
  —Less complex (powerful?) instructions
  —More instructions per program
  —Faster fetch/execution of instructions
Design Decisions (1)
• Operation repertoire
  —How many ops?
  —What can they do?
  —How complex are they?
• Data types
• Instruction formats
  —Length of op code field
  —Number of addresses
Design Decisions (2)
• Registers
  —Number of CPU registers available
  —Which operations can be performed on which
   registers?
• Addressing modes (later…)


• RISC v CISC
Types of Operand
• Addresses
• Numbers
   —Integer/floating point
• Characters
   —ASCII etc.
• Logical Data
   —Bits or flags
• (Aside: Is there any difference between numbers and characters?
  Ask a C programmer!)
Specific Data Types
•   General - arbitrary binary contents
•   Integer - single binary value
•   Ordinal - unsigned integer
•   Unpacked BCD - One digit per byte
•   Packed BCD - 2 BCD digits per byte
•   Near Pointer - 32 bit offset within segment
•   Bit field
•   Byte String
•   Floating Point
Types of Operation
•   Data Transfer
•   Arithmetic
•   Logical
•   Conversion
•   I/O
•   System Control
•   Transfer of Control
Data Transfer
• Specify
   —Source
   —Destination
   —Amount of data
• May be different instructions for different
  movements
   —e.g. IBM 370
• Or one instruction and different addresses
   —e.g. VAX
Arithmetic
•   Add, Subtract, Multiply, Divide
•   Signed Integer
•   Floating point ?
•   May include
    —Increment (a++)
    —Decrement (a--)
    —Negate (-a)
Shift and Rotate Operations
Logical
• Bitwise operations
• AND, OR, NOT
Conversion
• E.g. Binary to Decimal
Input/Output
• May be specific instructions
• May be done using data movement instructions
  (memory mapped)
• May be done by a separate controller (DMA)
Systems Control
• Privileged instructions
• CPU needs to be in specific state
  —Ring 0 on 80386+
  —Kernel mode
• For operating systems use
Transfer of Control
• Branch
  —e.g. branch to x if result is zero
• Skip
  —e.g. increment and skip if zero
  —ISZ Register1
  —Branch xxxx
  —ADD A
• Subroutine call
  —c.f. interrupt call
Branch Instruction
Nested Procedure Calls
Use of Stack

More Related Content

PPT
10 instruction sets characteristics
PPT
10 instruction sets characteristics
PPT
11 instruction sets addressing modes
PPT
10 Instruction Sets Characteristics
PPTX
Computer organization and architecture
PPT
10 instruction sets characteristics
PPTX
Computer architecture
PPT
13 risc
10 instruction sets characteristics
10 instruction sets characteristics
11 instruction sets addressing modes
10 Instruction Sets Characteristics
Computer organization and architecture
10 instruction sets characteristics
Computer architecture
13 risc

What's hot (19)

PPT
12 processor structure and function
PPT
15 ia64
PPTX
05 instruction set design and architecture
PPT
Computer Architecture and organization ppt.
PPT
12 processor structure and function
PPT
PDF
Computer organization basics
PPT
16 control unit
PPT
07 input output
PPT
isa architecture
PPT
01 introduction
PPT
08 operating system support
PPT
01 introduction
PPT
02 computer evolution and performance
PPTX
Instruction Set (Part 2)
PPT
07 input output
PDF
For students wk4_computer_function_and_interconnection
PPTX
Embedded computing platform design
PPT
05 internal memory
12 processor structure and function
15 ia64
05 instruction set design and architecture
Computer Architecture and organization ppt.
12 processor structure and function
Computer organization basics
16 control unit
07 input output
isa architecture
01 introduction
08 operating system support
01 introduction
02 computer evolution and performance
Instruction Set (Part 2)
07 input output
For students wk4_computer_function_and_interconnection
Embedded computing platform design
05 internal memory
Ad

Viewers also liked (19)

PDF
The Future of Search Marketing
PDF
PPTX
Evolve13 Adobe CQ Conference - Life Technologies and Cloudwords Customer Story
PPTX
Genre survey results
PDF
The Future of Advertising - Marrying Data and the Imagination
PPT
Everest app presentation copy
PDF
Initiation algorithmique
PDF
Normas apa
PDF
2013 03 business-profile_tfc
PDF
1 11-006-06
PPTX
Blog türleri̇
PPTX
Konkurs chetsov-pptx
PPTX
Presentación1
PPTX
Digital Strategy, Simplicity through Complexity
DOC
العربيزي بين الواقع والمستقبل arabizi
PDF
Qingpeng zhang week5
PPT
Hwst 107 unit 3 nuclear
PPT
Story board
The Future of Search Marketing
Evolve13 Adobe CQ Conference - Life Technologies and Cloudwords Customer Story
Genre survey results
The Future of Advertising - Marrying Data and the Imagination
Everest app presentation copy
Initiation algorithmique
Normas apa
2013 03 business-profile_tfc
1 11-006-06
Blog türleri̇
Konkurs chetsov-pptx
Presentación1
Digital Strategy, Simplicity through Complexity
العربيزي بين الواقع والمستقبل arabizi
Qingpeng zhang week5
Hwst 107 unit 3 nuclear
Story board
Ad

Similar to Frist slider share (20)

PDF
Ch12- instruction sets- char & funct.pdf
PPT
COA Chapter 3 final edited*Minimum 40 characters required.ppt
PPTX
Instruction-Sets-2.pptx
PPTX
Computer Architecture Lecture slide 2. course se 222
PDF
Ec 252 ec-252-l10-instruction sets and addressing modes
PPTX
Part 1.pptx
PPTX
INSTRUCTION SET
PPTX
PPTX
Computer Org Architecture_Lecture 08.pptx
PPTX
Intel x86 and ARM Data types
PPTX
Computer architecture instruction formats
PPTX
CSe_Cumilla Bangladesh_Country CSE CSE213_5.ppt
PPT
ch 3_The CPU_modified.ppt of central processing unit
PPT
(246431835) instruction set principles (2) (1)
PPTX
Part Four The CPU architecture in .pptx
PDF
COMPUTER ORGANIZATION NOTES Unit 2
PPT
LECTURE2 td 2 sue les theories de graphes
PDF
Basics of Computer Organization and Design
PPTX
9.cs instrset
PDF
computer organization and architecturebec306c
Ch12- instruction sets- char & funct.pdf
COA Chapter 3 final edited*Minimum 40 characters required.ppt
Instruction-Sets-2.pptx
Computer Architecture Lecture slide 2. course se 222
Ec 252 ec-252-l10-instruction sets and addressing modes
Part 1.pptx
INSTRUCTION SET
Computer Org Architecture_Lecture 08.pptx
Intel x86 and ARM Data types
Computer architecture instruction formats
CSe_Cumilla Bangladesh_Country CSE CSE213_5.ppt
ch 3_The CPU_modified.ppt of central processing unit
(246431835) instruction set principles (2) (1)
Part Four The CPU architecture in .pptx
COMPUTER ORGANIZATION NOTES Unit 2
LECTURE2 td 2 sue les theories de graphes
Basics of Computer Organization and Design
9.cs instrset
computer organization and architecturebec306c

Recently uploaded (20)

PDF
Hazard Identification & Risk Assessment .pdf
PDF
FOISHS ANNUAL IMPLEMENTATION PLAN 2025.pdf
PDF
My India Quiz Book_20210205121199924.pdf
PPTX
History, Philosophy and sociology of education (1).pptx
PDF
FORM 1 BIOLOGY MIND MAPS and their schemes
PDF
Trump Administration's workforce development strategy
PPTX
CHAPTER IV. MAN AND BIOSPHERE AND ITS TOTALITY.pptx
PDF
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 1)
PDF
OBE - B.A.(HON'S) IN INTERIOR ARCHITECTURE -Ar.MOHIUDDIN.pdf
PDF
AI-driven educational solutions for real-life interventions in the Philippine...
PDF
medical_surgical_nursing_10th_edition_ignatavicius_TEST_BANK_pdf.pdf
PDF
Environmental Education MCQ BD2EE - Share Source.pdf
PPTX
TNA_Presentation-1-Final(SAVE)) (1).pptx
PDF
ChatGPT for Dummies - Pam Baker Ccesa007.pdf
PPTX
Introduction to pro and eukaryotes and differences.pptx
PDF
advance database management system book.pdf
PDF
LDMMIA Reiki Yoga Finals Review Spring Summer
PDF
What if we spent less time fighting change, and more time building what’s rig...
PDF
Empowerment Technology for Senior High School Guide
PDF
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
Hazard Identification & Risk Assessment .pdf
FOISHS ANNUAL IMPLEMENTATION PLAN 2025.pdf
My India Quiz Book_20210205121199924.pdf
History, Philosophy and sociology of education (1).pptx
FORM 1 BIOLOGY MIND MAPS and their schemes
Trump Administration's workforce development strategy
CHAPTER IV. MAN AND BIOSPHERE AND ITS TOTALITY.pptx
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 1)
OBE - B.A.(HON'S) IN INTERIOR ARCHITECTURE -Ar.MOHIUDDIN.pdf
AI-driven educational solutions for real-life interventions in the Philippine...
medical_surgical_nursing_10th_edition_ignatavicius_TEST_BANK_pdf.pdf
Environmental Education MCQ BD2EE - Share Source.pdf
TNA_Presentation-1-Final(SAVE)) (1).pptx
ChatGPT for Dummies - Pam Baker Ccesa007.pdf
Introduction to pro and eukaryotes and differences.pptx
advance database management system book.pdf
LDMMIA Reiki Yoga Finals Review Spring Summer
What if we spent less time fighting change, and more time building what’s rig...
Empowerment Technology for Senior High School Guide
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf

Frist slider share

  • 1. Computer Architecture Instruction Sets Characteristics and Functions
  • 2. What is an instruction set? • The complete collection of instructions that are understood by a CPU • Machine Code • Binary • Usually represented by assembly codes
  • 3. Elements of an Instruction • Operation code (Op code) —Do this • Source Operand reference —To this • Result Operand reference —Put the answer here • Next Instruction Reference —When you have done that, do this...
  • 4. Where have all the Operands gone? • Long time passing…. • (If you don’t understand, you’re too young!) • Main memory (or virtual memory or cache) • CPU register • I/O device
  • 6. Instruction Representation • In machine code each instruction has a unique bit pattern • For human consumption (well, programmers anyway) a symbolic representation is used —e.g. ADD, SUB, LOAD • Operands can also be represented in this way —ADD A,B
  • 8. Instruction Types • Data processing • Data storage (main memory) • Data movement (I/O) • Program flow control
  • 9. Number of Addresses (a) • 3 addresses —Operand 1, Operand 2, Result —a = b + c; —May be a forth - next instruction (usually implicit) —Not common —Needs very long words to hold everything
  • 10. Number of Addresses (b) • 2 addresses —One address doubles as operand and result —a = a + b —Reduces length of instruction —Requires some extra work – Temporary storage to hold some results
  • 11. Number of Addresses (c) • 1 address —Implicit second address —Usually a register (accumulator) —Common on early machines
  • 12. Number of Addresses (d) • 0 (zero) addresses —All addresses implicit —Uses a stack —e.g. push a — push b — add — pop c —c = a + b
  • 13. How Many Addresses • More addresses —More complex (powerful?) instructions —More registers – Inter-register operations are quicker —Fewer instructions per program • Fewer addresses —Less complex (powerful?) instructions —More instructions per program —Faster fetch/execution of instructions
  • 14. Design Decisions (1) • Operation repertoire —How many ops? —What can they do? —How complex are they? • Data types • Instruction formats —Length of op code field —Number of addresses
  • 15. Design Decisions (2) • Registers —Number of CPU registers available —Which operations can be performed on which registers? • Addressing modes (later…) • RISC v CISC
  • 16. Types of Operand • Addresses • Numbers —Integer/floating point • Characters —ASCII etc. • Logical Data —Bits or flags • (Aside: Is there any difference between numbers and characters? Ask a C programmer!)
  • 17. Specific Data Types • General - arbitrary binary contents • Integer - single binary value • Ordinal - unsigned integer • Unpacked BCD - One digit per byte • Packed BCD - 2 BCD digits per byte • Near Pointer - 32 bit offset within segment • Bit field • Byte String • Floating Point
  • 18. Types of Operation • Data Transfer • Arithmetic • Logical • Conversion • I/O • System Control • Transfer of Control
  • 19. Data Transfer • Specify —Source —Destination —Amount of data • May be different instructions for different movements —e.g. IBM 370 • Or one instruction and different addresses —e.g. VAX
  • 20. Arithmetic • Add, Subtract, Multiply, Divide • Signed Integer • Floating point ? • May include —Increment (a++) —Decrement (a--) —Negate (-a)
  • 21. Shift and Rotate Operations
  • 24. Input/Output • May be specific instructions • May be done using data movement instructions (memory mapped) • May be done by a separate controller (DMA)
  • 25. Systems Control • Privileged instructions • CPU needs to be in specific state —Ring 0 on 80386+ —Kernel mode • For operating systems use
  • 26. Transfer of Control • Branch —e.g. branch to x if result is zero • Skip —e.g. increment and skip if zero —ISZ Register1 —Branch xxxx —ADD A • Subroutine call —c.f. interrupt call

Editor's Notes