IRJET- Design and Implementation of PID Controller using HDL on FPGA

International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056
Volume: 05 Issue: 06 | June 2018 www.irjet.net p-ISSN: 2395-0072
© 2018, IRJET | Impact Factor value: 6.171 | ISO 9001:2008 Certified Journal | Page 71
Design and Implementation of PID Controller using HDL on FPGA
Miss. Sneha Wamanrao Tadas , Prof.V.R. Wadhankar , Prof.D.S. Dabhade
1, P.G. Student of, Agnihotri .College of Engg. Wardha ,Maharashtra ,India
2,3, Prof. Agnihotri College of Engg., Wardha ,Maharashtra, India
----------------------------------------------------------------------***-------------------------------------------------------------------------
Abstract— This paper concentrates on the work done on
control using field programmable gate array (FPGA)
technology. FPGA based realization offers high speed,
complex functionality, consume less power, and provides
parallel Processing. Proportional-Integral-Derivative (PID)
controllers are universal control structure and have widely
used in Automation systems. For such an PID to obtained an
pre-defined output a Car is created which may called as a
application of PID Controller. The car is composed by three
cards DE0-Nano main card, SCD(Smart Car Daughter card)
daughter card, and sensor daughter card. The SDC daughter
card includes the lamp, buzzer, motor driver DRV8833, IR
receiver, ADC chip LT2308, and TMD (Terasic Mini Digital)
expansion header. The sensor daughter card includes seven
Photo Interrupters used to track dark line(s) on a white
background. Proportional-integral-derivative (PID)
controller is a vastly used control algorithm for many real-
time control applications and among many types of PID
controller, FPGA based PID controller is one of the effective
one. FPGA can offer parallel processing, more speed and easy
to implement. In this paper, we focused our works designing
PID controller with its application by Field Programmable
Gate Arrays (FPGAs) with some parameter change so that
the cost will be minimized and accuracy will be maximized.
Keywords: P1D, HDL, FPGA, Control system.
I. INTRODUCTION
Proportional-Integral-Derivative (PID) controllers are
universal control structure and have widely used in
Automation systems, they are usually implemented either
in hardware using analog components or in software using
Computer-based systems. PID controller can be
understood as a controller that takes the present, the past,
and the future of the error into consideration. After digital
implementation was introduced, a certain change of the
structure of the control system was proposed and has been
adopted in many applications. But that change does not
influence the essential part of the analysis and design of
PID controllers. A proportional– integral–derivative
controller (PID controller) is a method of the control loop
feedback. This method is composing of three controllers
[1]: 1. Proportional controller (PC) 2. Integral controller
(IC) 3. Derivative controller (DC) .The PID controller is
implemented in C++ code running on the Altera NIOS II
Processor. The program is stored on the FPGA on-chip
memory. Proportional Integral Derivative (PID) based
scheme is widely preferred in industries because of their
simple structure and ease of realization. Project is to
design a PID controller with its application which I have
created a cute line follower Car and implement it on FPGA
using hardware description language. PID controller along
with PWM module is used for speed control of DC motor
and current – voltage control of DC –DC converter.
Proportional-Integral-Derivative (PID) controller are still
dominating in the motion control systems in the industry
due to the well acquaintance of the operating personnel
with PID controllers.
II. PID CONTROLLER
The PID algorithm consists of three modes proportional,
integral and derivative mode.
PID algorithm consists of three basic coefficients:
• Proportional: For Proportional p(t) = Kp*e(t)
• Integral: For integral i(t) = Ki*∫e(t)dt
• Derivative: For derivative d(t) = Kd* de(t)/dt

The PID Controller is implement in the Main.cpp.In this
demonstration, only P and D are used. The PID code looks
like the following. The error input obtained from
proportional and derivative of PID will be used to generate
new output value. The output value will be used to
generate the turn value which is used to generate Left-
Speed and Right-Speed for the two motors on the A-Cute
Car. In this demonstration, kp is 1.0 and kd is where kp is
proportionality constant and kd is derivative constant 8.0.
(ki is 0.0). The PID controller is implemented in C++ code
running on the Altera NIOS II Processor. The program is
stored on the FPGA on-chip memory. The LTC2308 IP is
used to read eight digitized value from the LTC2308 ADC
chip through high speed SPI bus. The eight digitized values
include one digitized value for the input power voltage and
seven sensor values from the sensor board which contains
seven Photo Interrupters used to track dark line(s) on a
white background. The PWM IP is used to control the
rotation speed and direction of DC motor. Each motor is
controlled by a PWM controller. The 1K waveform IP is
used to generate 1M frequency to drive the buzzer and the
associated GPIO is used to control the beep sounds on or
off switch.Left and right lamps are directly controlled by
GPIO IP .The IR recevier is used to decode the recevied IR
signal which is tramsmiited from the Terasic remoted
controller.
IR RECEIVER CONTROLLER
The IR Receiver IP receiving the input IR signal. When
valid IR signal is received, the received IR scan code is
stored in hardware FIFO and IRQ is asserted. To start
receiving IR scan code, the main program should call the
member function Enable to enable interrupt handling. To
disable interrupt handing, main program can call the
member function Disable.
SCD (SMART CAR DAUGHTER) CARD
Smart Car Daughter was developed for the two wheels of
the car, the infrared sensing, and motor drive control
board. It can be connected to any GPIO Port on the Terasic
board. This allows users to easily control the DC Motor,
achieving automatic control purposes. The main functions
of the board:
1. Power System: Buck-Boost DC/DC Converter, 5V/2A
output for Control Board Power supply.
2. Motor Driver: Can drive two Brushless DC Motors.
3. ADC: 8-channel for IR Sensor input and Battery power
meter.
4. LED: Two white LED for illumination.
5. Buzzer: You can play some sound.
III. FPGA DEVLOPMENT BOARD
For digital implementation microcontrollers are used, but
FPGA has flexibility, increasingly better power efficiency
and decreasing prices. The application range of FPGA
based designs increases every day. This is mainly due to
the flexibility and capability to perform parallel tasks. The
industry is adopting massively the core-based design
methodology for system integration using FPGAs, which
leads to the appearance of the System-on-Programmable-
Chip (SoPC) platforms. With the help of FPGA we can able
to develop a circuit in digital form that involves high
division of complexity. Due to this, FPGA technology is
utilized so that to build up a digital circuit so to get an
efficient, flexible and fast control system. In FPGA, there is
no fixed hardware structure, so it is defined by user.
IV. DE0-NANO BOARD
The DE0-Nano board introduces a compact-sized FPGA
development platform suited for to a wide range of
portable design projects ,such as robots and mobile
projects. The DE0-Nano is ideal for use with embedded
soft processors—it features a powerful Altera Cyclone IV
FPGA (with 22,320 logic elements), 32 MB of SDRAM, 2 Kb
EEPROM, and a 16 Mb serial configuration memory device.
For connecting to real-world sensors the DE0-Nano
includes a National Semiconductor 8-channel 12-bit A/D
converter, and it also features an Analog Devices 13-bit, 3-
axis accelerometer device. The DE0-Nano board includes a
built-in USB Blaster for FPGA programming, and the board
can be powered either from this USB port or by an external

power source. The board includes expansion headers that
can be used to attach various Terasic daughter cards or
other devices, such as motors and actuators. Inputs and
outputs include 2 pushbuttons, 8 user LEDs and a set of 4
dip-switches.
VI. BLOCK DIAGRAM
A line follower Car is mainly a combination of three
boards, the chassis, motor and other components
combined. Below we will introduce the three boards. The
first board to be introduced is the main controller called
Terasic DE0-Nano Board. This board uses the Altera
Cyclone IV FPGA chip as the main control board. It is
responsible for the entire line follower A car control
system. The second is the A-Car driver board. It was
designed and developed by Terasic SCD (Smart Car
Daughter) Card. It is responsible for converting the battery
power and driving the motor. The third is to introduce A-
Cute Sensor Module Board. It is placed at the front of the
car. It is used for sensing the ground black line, enabling
the car to follow the black line in a forward direction. A-
Cute body is composed of acrylic, with two geared motor
groups, and 66mm diameter rubber wheels. The third
wheel (a training wheel) is attached to the front of the
body.
V. LITERATURE REVIEW
The main aim of this paper [1] is to design PID control
PWM module using field programmable gate array (FPGA)
technology. FPGA based realization offers high speed,
complex functionality, consume less power, and provides
parallel processing. In this paper, we have implemented
PID control PWM module on programmable logic design
software Quartus II and verified on DE0 Nano Board
(Cyclone IV FPGA family of company Altera). Signal Tap II
analyzer and RTL viewer are used for analyzing and
debugging the design. For Proper timing constraint and
clock arrangement, Time Quest analyzer is used. The
simulation and hardware results shows that
implementation with FPGA has some advantages such as
flexible design, high reliability and high speed.
Proportional-Integral-Derivative (PID) controllers [2] are
universal control structure and have widely used in
Automation systems, they are usually implemented either
in hardware using analog components or in software using
Computer-based systems. In this paper, we focused our
works designing on building a multi-channel PID
controller by Field Programmable Gate Arrays (FPGAs). To
overcome the hardware complexity by the use of more
processors for multi channel, using single PID controller
for multi channel .Multi channel can be implemented by
the use of FPGA.when the error is more it can differentiate
and produce the constant output, when signal is low when
compared to reference signal it can integrate it.FPGA can
offer parallel processing, more speed.
The main objective of this paper [3] is to present the steps
of how to program a PID controller in a FPGA, and in that
way to control a DC motor using Pulse Width Modulation.
Also we want to give some ideas to people interested in
program embedded controllers in hardware. During the
project use some tools to help us to visualize the behavior
of the controller on the computer screen through rs232
communication and LabView chart to plot, and LCD display

for visualize the Set Point, gains and the current value PID
(Proportional – Integral - Derivative) controllers are the
most widely used closed loop controllers due to their
simplicity, robustness, effectiveness and applicability for
much kind of systems [4] . With the rapid development of
technology, implementation of PID controller has gone
several steps from
Using analog components in hardware to using some
software based program to execute PID instructions
digitally in some processor-based systems. And also, these
developments have brought an alternative solution to
implement PID instructions in Programmable Logic
Devices (PLD). Field Programmable Logic Array (FPGA) is
the most advanced members of PLDs. This paper [4]
presents the digital PID algorithm on FPGA. The controller
algorithm is developed using VHDL and implemented
using Altera DE0 Nano Board. As the controlled system,
five axis robot arm is selected, which have five dc motor
and four potentiometer to determine the positions of
motors. The results show that digital PID controller and
also multi-feedback control systems can be implemented
successively using FPGA devices.
This paper presents [5] a novel technique for
implementation of an efficient FPGA based digital
Proportional-Integral-Derivative (PID) controller for the
motion control of a permanent magnet DC motor. The
implementation technique circumnavigates the problem of
interfacing analog and digital systems in real-time. The
controller is used in a speed control loop. This paper [6]
explains a method for the design of Intelligent PID
controller based on Very large scale integrated circuits
(VLSI). In PID controller parameters are tuned with
particle swarm optimization (PSO) algorithm. The error is
identified and the PSO algorithm controls the system with
many iteration of different parameters.
This paper [7] presents the implementation of a
proportional-integral-Derivative (PID) controller for
motion control of a DC motor based on FPGA. This
implementation technique used to avoid the problems
which create during analog and digital interfacing system
in real-time.the controller used in speed controller loop.
The hardware implementation has been done on a Xilinx
Spartan 3 FPGA chip and generates the PWM signal as an
input of motor driver for controlling. The out of optically
encoded data is decoded and give it to PID control loop.
Proposed implementation is present through the VHDL
algorithm.
VI. CONCLUSIONS
To show the proper and actual working of an PID
controller it is important to show it with an certain
example so I created a Cute Car based on PID controller
which is helpful in industry they are carrying the parcels
or materials from one place to another place using the
crane system .Based on the PID Controller the Car is
constructed so that it is simpler to derived and verified the
output of PID Controller .Though there are many control
systems are available, PID is the best and mostly used
robust control system. To show the output of PID
Controller By using PID Controller and DE0 Nano board a
line follower car is build. ). The follower Car’s applications
start from basic domestic uses to industrial uses, etc. The
present condition in industry is they are carrying the
parcels or materials one place to another place using the
crane system .FPGAs are more useful than any other digital
system. This proposed architecture can be useful for real
time control system applications.
ACKNOWLEDGMENT
Apart from my own work, there are various resources and
guidelines of others that make my work success. I would
like to extend my sincere thanks to all of them that have
been instrumental for successful completion of this work. I
would like to give a sincere thanks to LORD ALMIGHTY for
his kind blessing for giving me the support through which I
can able myself to complete this work. I would like to
thank my project guide and my senior colleagues who
helped me throughout the work.

REFERENCES
[1]Implementation of a PID control PWM module on altera
DE0 kit using FPGA by Ruchi Jain and M.V. Aware,
Conference Paper January 2016.
[2]International Journal of Soft Computing and
Engineering (IJSCE) ISSN: 2231-2307, Volume-3, Issue-1,
March 2013 Design & Implementation of PID Controller
Based On FPGA with PWM Modulator by Rajesh Nema,
Rajeev Thakur, Ruchi Gupta.
[3] Advanced Digital Technologies – Universidad Pontificia
Bolivariana – October 2011 Implementation Of a PID
Controller Embedded In a FPGA For Positioning A DC
Motor.
[4] Multiple Closed Loop System Control with Digital PID
Controller Using FPGA by Şirin AKKAYA and Onur Akbatı
and Haluk Görgün in 978-1-4799-6773-5/14/$31.00
©2014 IEEE.
[5] Digital PID Controller Implementation for Speed
Control Applications Using FPGA by G. Shyamalal, M.
Gurunadha Babu2, R. Muni Praveena Rela3.
[6] Design of Intelligent PID Controller Based On Particle
Swarm Optimization In FPGA International Journal of
Power Control Signal and Computation (IJPCSC) by
S.KarthikeyanDr. P. Rameshbabu, Dr.B.Justus Robi
[7] Sandeepa Prabhu1, Praveen Konda K2 1ECE
Department, Sahyadri College Of Engineering and
Management, India IOSR Journal of VLSI and Signal
Processing (IOSR-JVSP) Volume 6, Issue 3, Ver. II (May. -
Jun. 2016), PP 116-121 e-ISSN: 2319 – 4200, p-ISSN No. :
2319 – 4197
[8] T. Morkel, J.H.P. Eloff, M.S. Olivier, ‘An Overview Of
Image Steganography’, Information and Computer Security
Architecture (ICSA) Research Group, Department of
Computer Science, University of Pretoria, 0002, Pretoria,
South Africa.
[9] Michael Eung- Min Lee “Mathematical Models of the
Carding Process” St. John's College,University of Oxford.
[10] Dr. Sarina Binti Shafie “COIL WINDING MACHINE”
Faculty of Manufacturing Engineering , UNIVERSITI
MALAYSIA PAHANG.

IRJET- Design and Implementation of PID Controller using HDL on FPGA

More Related Content

What's hot (20)

Similar to IRJET- Design and Implementation of PID Controller using HDL on FPGA (20)

More from IRJET Journal (20)

Recently uploaded (20)

IRJET- Design and Implementation of PID Controller using HDL on FPGA