Module-II
Logic Gates & Logic Families
9/10/2018 Amit Nevase 1
Basics…..
Logic gates are the fundamental building blocks
of digital systems.
The name logic gate is derived from the ability
of such devices to make decisions, in the sense
that it produces one output level when some
combinations of input levels are present
9/10/2018 Amit Nevase 2
Basics…..
 Inputs & Outputs for Logic Circuits
Input & Output of logic gates can occur only in
two levels.
HIGH
True
ON
1
LOW
False
OFF
0
9/10/2018 Amit Nevase 3
Basics…..
 Truth Table
 A table which lists all the possible combinations of input variables
and the corresponding outputs is called a “TruthTable”.
 It shows how the logic circuits output responds to various
combinations of logic levels at theinputs
2
3
Switches in parallel => OR
9/10/2018 Amit Nevase
Switch 1 Switch 2 Output
OFF OFF OFF
OFF ON GLOW
ON OFF GLOW
ON ON GLOW
Logic Gates
Logic Gates
Basic Gates Universal Gates Special Purpose Gates
AND Gate
OR Gate
NOT Gate
NAND Gate
NOR Gate
Ex-OR Gate
Ex-NOR Gate
9/10/2018 Amit Nevase 5
AND Gate
An AND gate has two or more inputs but only
one output.
The output assumes the logic 1 state, when
both inputs are at logic 1 state.
The output assumes the logic 0 state even if one
of its inputs is at logic 0 state.
9/10/2018 Amit Nevase 27
A
B
Y=A.B
Logic Symbol
Inputs Output
A B Y=A.B
0 0 0
9/10/2018 Amit Nevase 7
A
B
Y=A.B
0
0
0
AND Gate
Inputs Output
A B Y=A.B
0 0 0
0 1 0
9/10/2018 Amit Nevase 8
A
B
Y=A.B
0
0
1
AND Gate
Inputs Output
A B Y=A.B
0 0 0
0 1 0
1 0 0
9/10/2018 Amit Nevase 9
A
B
Y=A.B
0
1
0
AND Gate
Inputs Output
A B Y=A.B
0 0 0
0 1 0
1 0 0
1 1 1
9/10/2018 Amit Nevase 10
A
B
Y=A.B
1
1
1
AND Gate
3 - Input AND Gate
A
B
Y1=A.B
Y=Y1.C
=A.B.C
C
A
B
C
9/10/2018 Amit Nevase 11
Y=A.B.C
Input Output
Y=A.B.C
A B C Y
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 0
1 1 1 1
Truth Table : 3 – Input AND Gate
3 – Input AND Gate using 2 – Input AND Gate
Symbol : 3 – Input AND Gate
OR Gate
An OR gate has two or more inputs but only one
output.
The output assumes the logic 1 state, when
even if one of its inputs is in logic 1 state.
The output assumes the logic 0 state only when
both the inputs are in logic 0 state.
9/10/2018 Amit Nevase 47
A
B
Y=A+B
Logic Symbol
Inputs Output
A B Y=A+B
0 0 0
A
B
Y=A+B
0
0
0
OR Gate
9/10/2018 Amit Nevase 13
Inputs Output
A B Y=A+B
0 0 0
0 1 1
A
B
Y=A+B
1
0
1
OR Gate
9/10/2018 Amit Nevase 14
Inputs Output
A B Y=A+B
0 0 0
0 1 1
1 0 1
A
B
Y=A+B
1
1
0
OR Gate
9/10/2018 Amit Nevase 15
Inputs Output
A B Y=A+B
0 0 0
0 1 1
1 0 1
1 1 1
A
B
Y=A+B
1
1
1
OR Gate
9/10/2018 Amit Nevase 16
Three Input OR Gate
A
B
Y1=A+B
Y=Y1+C
9/10/2018 Amit Nevase 17
=A+B
C
Symbol : 3 – Input OR Gate
A
B
C
Input Output
Y=A+B+C
A B C Y
0 0 0 0
0 0 1 1
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 1
Truth Table : 3 – Input OR Gate
3 – Input OR Gate using 2 – Input OR Gate
Y=A+B+C
NOT Gate (Inverter)
9/10/2018 Amit Nevase 64
A
A NOT gate, also called inverter, has only one input
and of course only one output.
It is a device whose output is always the
complement of its input.
That is, the output of a NOT gate assumes the logic
1 state when its input is in logic 0 state and vice
versa.

YA
Logic Symbol
NOT Gate
A
0

9/10/2018 Amit Nevase 19
YA
1
Input Output
A

Y A
0 1
NOT Gate
A
1

9/10/2018 Amit Nevase 20
YA
0
Input Output
A

Y A
0 1
1 0
Universal Gates (NAND and NOR Gate)
NAND and NOR gates are Universal Gates.
Both NAND and NOR gates can perform all the
three basic logic functions (AND, OR and NOT).
Therefore, AOI logic can be converted to NAND
logic or NOR logic
9/10/2018 Amit Nevase 21
NAND Gate
NAND means NOT AND i.e. AND output is inverted.
So NAND gate is a combination of an AND gate and
a NOT gate.
A
B
A.B
AB A.B
A
B
NAND Gate
AND Gate NOT Gate
9/10/2018 Amit Nevase 22
NAND Gate
The output is logic 0 level, only when all the
inputs are logic 1 level.
For any other combination of inputs, the output
is a logic 1 level.
A
B
Y  A.B
9/10/2018 Amit Nevase 23
Logic Symbol
NAND Gate
A
B
0
0
Y  A.B
1
Inputs Output
A B
Y  A.B
0 0 1
9/10/2018 Amit Nevase 24
NAND Gate
A
B
0
1
Y  A.B
1
Inputs Output
A B
Y  A.B
0 0 1
0 1 1
9/10/2018 Amit Nevase 25
NAND Gate
A
B
1
0
Y  A.B
1
Inputs Output
A B
Y  A.B
0 0 1
0 1 1
1 0 1
9/10/2018 Amit Nevase 26
NAND Gate
A
B
1
1
Y  A.B
0
Inputs Output
A B
Y  A.B
0 0 1
0 1 1
1 0 1
1 1 0
9/10/2018 Amit Nevase 27
3 - Input NAND Gate
A
B
C
Y  A.B.C
9/10/2018 Amit Nevase 28
INPUT OUTPUT
A B C Y
0 0 0 1
0 0 1 1
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 0
NOR Gate
 NOR means NOT OR i.e. OR output is inverted.
So NOR gate is a combination of an OR gate and
a NOT gate.
NOR Gate
A
B
YAB
OR Gate
A
B
AB
NOT Gate
AB
9/10/2018 Amit Nevase 29
NOR Gate
The output is logic 1 level, only when all the
inputs are logic 0 level.
For any other combination of inputs, the output
is a logic 0 level.
Logic Symbol
A
B
YAB
9/10/2018 Amit Nevase 30
NOR Gate
A
B
0
0
YAB
1
Inputs Output
A B
YAB
0 0 1
9/10/2018 Amit Nevase 31
NOR Gate
A
B
0
1
YAB
0
Inputs Output
A B
YAB
0 0 1
0 1 0
9/10/2018 Amit Nevase 32
NOR Gate
A
B
1
0
YAB
0
Inputs Output
A B
YAB
0 0 1
0 1 0
1 0 0
9/10/2018 Amit Nevase 33
NOR Gate
A
B
1
1
YAB
0
Inputs Output
A B
YAB
0 0 1
0 1 0
1 0 0
1 1 0
9/10/2018 Amit Nevase 34
3 – Input NOR Gate
A
B
C
Y  A  B  C
INPUT OUTPUT
A B C Y
0 0 0 1
0 0 1 0
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 0
1 1 1 0
9/10/2018 Amit Nevase 35

More Related Content

PPTX
Lecture 04-Digital logic gates.pptx
PPTX
Digital logic
PPTX
digital electronics .pptx
PPT
Logic gates i & ii
PDF
Logic gates
PDF
PPTX
Digital logic Gates of Computer Science
Lecture 04-Digital logic gates.pptx
Digital logic
digital electronics .pptx
Logic gates i & ii
Logic gates
Digital logic Gates of Computer Science

Similar to logic gates.pptx (20)

DOCX
combinational-circuit____gates_456788 (2).docx
PPT
PPT
PPTX
Logic Gates.pptx
PDF
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
PPTX
gadhegadaedjsrijfzshbnzskfrkjsbipsjfdbdfnbdfkbj
PPT
Chap 3
PPT
Cit 1101 lec 03
DOCX
Deld lab manual
PDF
Assignment#1a
PDF
logic gates By ZAK
PPTX
Logic gates 07 11-2014
PPTX
Logic gates and logic circuits
PPTX
chapter3.pptx electrical engineering for university
PPTX
unit 3.pptx
PPTX
Digital Logic Design
PPTX
Nand gate
PPTX
Logic Gates
PPTX
DOC-20240203-WA0000.pptx
PPTX
EEE-4822_8th_8A_PRESENTATION fILE 8TH.pptx
combinational-circuit____gates_456788 (2).docx
Logic Gates.pptx
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
gadhegadaedjsrijfzshbnzskfrkjsbipsjfdbdfnbdfkbj
Chap 3
Cit 1101 lec 03
Deld lab manual
Assignment#1a
logic gates By ZAK
Logic gates 07 11-2014
Logic gates and logic circuits
chapter3.pptx electrical engineering for university
unit 3.pptx
Digital Logic Design
Nand gate
Logic Gates
DOC-20240203-WA0000.pptx
EEE-4822_8th_8A_PRESENTATION fILE 8TH.pptx
Ad

More from aravind649229 (6)

PDF
Load curve notes.pdf
DOCX
Hydro plant.docx
PPTX
BPS-UNIT -I (TPS).pptx
PPTX
circuits topology.pptx
PDF
AC Fundamentals.pdf
PPTX
Unit-III.pptx
Load curve notes.pdf
Hydro plant.docx
BPS-UNIT -I (TPS).pptx
circuits topology.pptx
AC Fundamentals.pdf
Unit-III.pptx
Ad

Recently uploaded (20)

PDF
My India Quiz Book_20210205121199924.pdf
PDF
HVAC Specification 2024 according to central public works department
PDF
Hazard Identification & Risk Assessment .pdf
PPTX
CHAPTER IV. MAN AND BIOSPHERE AND ITS TOTALITY.pptx
PDF
medical_surgical_nursing_10th_edition_ignatavicius_TEST_BANK_pdf.pdf
PPTX
Virtual and Augmented Reality in Current Scenario
PDF
AI-driven educational solutions for real-life interventions in the Philippine...
PPTX
Share_Module_2_Power_conflict_and_negotiation.pptx
PPTX
Onco Emergencies - Spinal cord compression Superior vena cava syndrome Febr...
PDF
Complications of Minimal Access-Surgery.pdf
PPTX
ELIAS-SEZIURE AND EPilepsy semmioan session.pptx
PDF
MBA _Common_ 2nd year Syllabus _2021-22_.pdf
PDF
Practical Manual AGRO-233 Principles and Practices of Natural Farming
PDF
Trump Administration's workforce development strategy
PDF
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
PDF
David L Page_DCI Research Study Journey_how Methodology can inform one's prac...
PPTX
Computer Architecture Input Output Memory.pptx
PDF
Paper A Mock Exam 9_ Attempt review.pdf.
PPTX
Chinmaya Tiranga Azadi Quiz (Class 7-8 )
PDF
What if we spent less time fighting change, and more time building what’s rig...
My India Quiz Book_20210205121199924.pdf
HVAC Specification 2024 according to central public works department
Hazard Identification & Risk Assessment .pdf
CHAPTER IV. MAN AND BIOSPHERE AND ITS TOTALITY.pptx
medical_surgical_nursing_10th_edition_ignatavicius_TEST_BANK_pdf.pdf
Virtual and Augmented Reality in Current Scenario
AI-driven educational solutions for real-life interventions in the Philippine...
Share_Module_2_Power_conflict_and_negotiation.pptx
Onco Emergencies - Spinal cord compression Superior vena cava syndrome Febr...
Complications of Minimal Access-Surgery.pdf
ELIAS-SEZIURE AND EPilepsy semmioan session.pptx
MBA _Common_ 2nd year Syllabus _2021-22_.pdf
Practical Manual AGRO-233 Principles and Practices of Natural Farming
Trump Administration's workforce development strategy
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
David L Page_DCI Research Study Journey_how Methodology can inform one's prac...
Computer Architecture Input Output Memory.pptx
Paper A Mock Exam 9_ Attempt review.pdf.
Chinmaya Tiranga Azadi Quiz (Class 7-8 )
What if we spent less time fighting change, and more time building what’s rig...

logic gates.pptx

  • 1. Module-II Logic Gates & Logic Families 9/10/2018 Amit Nevase 1
  • 2. Basics….. Logic gates are the fundamental building blocks of digital systems. The name logic gate is derived from the ability of such devices to make decisions, in the sense that it produces one output level when some combinations of input levels are present 9/10/2018 Amit Nevase 2
  • 3. Basics…..  Inputs & Outputs for Logic Circuits Input & Output of logic gates can occur only in two levels. HIGH True ON 1 LOW False OFF 0 9/10/2018 Amit Nevase 3
  • 4. Basics…..  Truth Table  A table which lists all the possible combinations of input variables and the corresponding outputs is called a “TruthTable”.  It shows how the logic circuits output responds to various combinations of logic levels at theinputs 2 3 Switches in parallel => OR 9/10/2018 Amit Nevase Switch 1 Switch 2 Output OFF OFF OFF OFF ON GLOW ON OFF GLOW ON ON GLOW
  • 5. Logic Gates Logic Gates Basic Gates Universal Gates Special Purpose Gates AND Gate OR Gate NOT Gate NAND Gate NOR Gate Ex-OR Gate Ex-NOR Gate 9/10/2018 Amit Nevase 5
  • 6. AND Gate An AND gate has two or more inputs but only one output. The output assumes the logic 1 state, when both inputs are at logic 1 state. The output assumes the logic 0 state even if one of its inputs is at logic 0 state. 9/10/2018 Amit Nevase 27 A B Y=A.B Logic Symbol
  • 7. Inputs Output A B Y=A.B 0 0 0 9/10/2018 Amit Nevase 7 A B Y=A.B 0 0 0 AND Gate
  • 8. Inputs Output A B Y=A.B 0 0 0 0 1 0 9/10/2018 Amit Nevase 8 A B Y=A.B 0 0 1 AND Gate
  • 9. Inputs Output A B Y=A.B 0 0 0 0 1 0 1 0 0 9/10/2018 Amit Nevase 9 A B Y=A.B 0 1 0 AND Gate
  • 10. Inputs Output A B Y=A.B 0 0 0 0 1 0 1 0 0 1 1 1 9/10/2018 Amit Nevase 10 A B Y=A.B 1 1 1 AND Gate
  • 11. 3 - Input AND Gate A B Y1=A.B Y=Y1.C =A.B.C C A B C 9/10/2018 Amit Nevase 11 Y=A.B.C Input Output Y=A.B.C A B C Y 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 Truth Table : 3 – Input AND Gate 3 – Input AND Gate using 2 – Input AND Gate Symbol : 3 – Input AND Gate
  • 12. OR Gate An OR gate has two or more inputs but only one output. The output assumes the logic 1 state, when even if one of its inputs is in logic 1 state. The output assumes the logic 0 state only when both the inputs are in logic 0 state. 9/10/2018 Amit Nevase 47 A B Y=A+B Logic Symbol
  • 13. Inputs Output A B Y=A+B 0 0 0 A B Y=A+B 0 0 0 OR Gate 9/10/2018 Amit Nevase 13
  • 14. Inputs Output A B Y=A+B 0 0 0 0 1 1 A B Y=A+B 1 0 1 OR Gate 9/10/2018 Amit Nevase 14
  • 15. Inputs Output A B Y=A+B 0 0 0 0 1 1 1 0 1 A B Y=A+B 1 1 0 OR Gate 9/10/2018 Amit Nevase 15
  • 16. Inputs Output A B Y=A+B 0 0 0 0 1 1 1 0 1 1 1 1 A B Y=A+B 1 1 1 OR Gate 9/10/2018 Amit Nevase 16
  • 17. Three Input OR Gate A B Y1=A+B Y=Y1+C 9/10/2018 Amit Nevase 17 =A+B C Symbol : 3 – Input OR Gate A B C Input Output Y=A+B+C A B C Y 0 0 0 0 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 1 Truth Table : 3 – Input OR Gate 3 – Input OR Gate using 2 – Input OR Gate Y=A+B+C
  • 18. NOT Gate (Inverter) 9/10/2018 Amit Nevase 64 A A NOT gate, also called inverter, has only one input and of course only one output. It is a device whose output is always the complement of its input. That is, the output of a NOT gate assumes the logic 1 state when its input is in logic 0 state and vice versa.  YA Logic Symbol
  • 19. NOT Gate A 0  9/10/2018 Amit Nevase 19 YA 1 Input Output A  Y A 0 1
  • 20. NOT Gate A 1  9/10/2018 Amit Nevase 20 YA 0 Input Output A  Y A 0 1 1 0
  • 21. Universal Gates (NAND and NOR Gate) NAND and NOR gates are Universal Gates. Both NAND and NOR gates can perform all the three basic logic functions (AND, OR and NOT). Therefore, AOI logic can be converted to NAND logic or NOR logic 9/10/2018 Amit Nevase 21
  • 22. NAND Gate NAND means NOT AND i.e. AND output is inverted. So NAND gate is a combination of an AND gate and a NOT gate. A B A.B AB A.B A B NAND Gate AND Gate NOT Gate 9/10/2018 Amit Nevase 22
  • 23. NAND Gate The output is logic 0 level, only when all the inputs are logic 1 level. For any other combination of inputs, the output is a logic 1 level. A B Y  A.B 9/10/2018 Amit Nevase 23 Logic Symbol
  • 24. NAND Gate A B 0 0 Y  A.B 1 Inputs Output A B Y  A.B 0 0 1 9/10/2018 Amit Nevase 24
  • 25. NAND Gate A B 0 1 Y  A.B 1 Inputs Output A B Y  A.B 0 0 1 0 1 1 9/10/2018 Amit Nevase 25
  • 26. NAND Gate A B 1 0 Y  A.B 1 Inputs Output A B Y  A.B 0 0 1 0 1 1 1 0 1 9/10/2018 Amit Nevase 26
  • 27. NAND Gate A B 1 1 Y  A.B 0 Inputs Output A B Y  A.B 0 0 1 0 1 1 1 0 1 1 1 0 9/10/2018 Amit Nevase 27
  • 28. 3 - Input NAND Gate A B C Y  A.B.C 9/10/2018 Amit Nevase 28 INPUT OUTPUT A B C Y 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 0
  • 29. NOR Gate  NOR means NOT OR i.e. OR output is inverted. So NOR gate is a combination of an OR gate and a NOT gate. NOR Gate A B YAB OR Gate A B AB NOT Gate AB 9/10/2018 Amit Nevase 29
  • 30. NOR Gate The output is logic 1 level, only when all the inputs are logic 0 level. For any other combination of inputs, the output is a logic 0 level. Logic Symbol A B YAB 9/10/2018 Amit Nevase 30
  • 31. NOR Gate A B 0 0 YAB 1 Inputs Output A B YAB 0 0 1 9/10/2018 Amit Nevase 31
  • 32. NOR Gate A B 0 1 YAB 0 Inputs Output A B YAB 0 0 1 0 1 0 9/10/2018 Amit Nevase 32
  • 33. NOR Gate A B 1 0 YAB 0 Inputs Output A B YAB 0 0 1 0 1 0 1 0 0 9/10/2018 Amit Nevase 33
  • 34. NOR Gate A B 1 1 YAB 0 Inputs Output A B YAB 0 0 1 0 1 0 1 0 0 1 1 0 9/10/2018 Amit Nevase 34
  • 35. 3 – Input NOR Gate A B C Y  A  B  C INPUT OUTPUT A B C Y 0 0 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 0 9/10/2018 Amit Nevase 35