SlideShare a Scribd company logo
EXPERIMENT NO. 5
AIM: To design an inverter using IC 7404 on PSPICE and
simulate it.
REQUIREMENT: PSPICE software.
THEORY:
Basicallyan inverter is an ic that inverts the input given to it.
If the input signal is high then output will be low and vice
versa.
TRUTH TABLE:
My cad file
OUTPUT:-
EXPERIMENT NO. 6
AIM: To design a push pull network using B.J.T. on PSPICE
and simulate it.
REQUIREMENT: PSPICE software.
THEORY:
This circuit is formally called the Complementary
Symmetrical Push-Pull output stage. Taking the stuffiness out
of the terms, the name says that
1) The stage has an NPN and a PNP device.
2) The NPN and PNP circuits look the same.
3) The stage can both source and sink current. Because the
circuit is really only a couple of emitter followers driving the
same load, the operation is simple; Q1 conducts on positive
swings; Q2 conducts on negative swings.
CIRCUIT:-
OUTPUT:-

More Related Content

PPTX
Lecture 1
PPTX
Mc module5 lcd_interface_ppt_msj
PDF
Comparator
PDF
Comparators
PPTX
Sequenential circuit-dcf
PDF
Study and implementation of comparator in cmos 50 nm technology
PPTX
Timer 555
PDF
555 timer lab projects
Lecture 1
Mc module5 lcd_interface_ppt_msj
Comparator
Comparators
Sequenential circuit-dcf
Study and implementation of comparator in cmos 50 nm technology
Timer 555
555 timer lab projects

What's hot (20)

PPTX
Design and implementation of analog multipliers with IC's
PPTX
555 timer ppt by vishnu
PPTX
Cell Reference Signal and Mapping
PPTX
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
PDF
Operational Amplifier + Active Filters
PPTX
Op amplifier
PDF
Add on stereo channel selector
PDF
Low Power CMOS Analog Multiplier
PDF
Cn1 connection details 36pins
PPSX
Dee2034 chapter 6 register
PDF
Lab 9 D-Flip Flops: Shift Register and Sequence Counter
PPT
branch ins 8051
PDF
Program LCD ARM
PDF
Chapter 5 counter1
DOC
555 timer tutorial
PPT
Interfacing 8051 with Real World
PPTX
boolean 8051
PPTX
Energy Harvesting devices Network Interface
PPT
Directed decision phase locked loop
PDF
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
Design and implementation of analog multipliers with IC's
555 timer ppt by vishnu
Cell Reference Signal and Mapping
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
Operational Amplifier + Active Filters
Op amplifier
Add on stereo channel selector
Low Power CMOS Analog Multiplier
Cn1 connection details 36pins
Dee2034 chapter 6 register
Lab 9 D-Flip Flops: Shift Register and Sequence Counter
branch ins 8051
Program LCD ARM
Chapter 5 counter1
555 timer tutorial
Interfacing 8051 with Real World
boolean 8051
Energy Harvesting devices Network Interface
Directed decision phase locked loop
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
Ad

Viewers also liked (12)

PDF
‘Where Did My Dreams Go?’♨️The Lake Drain Lounge
DOCX
Emas dan permata
PPTX
PROGETTI ALTERNANZA SCUOLA LAVORO
PDF
ATP V3
PDF
The Boom Squad
PPT
PPS
SCEG Solar presentation mik
DOC
Compassionate Parenting Final Draft
PDF
Covatutto 24 Incubator manual old
PPTX
Experiencing technology in early childhood learning
PDF
Ebaco tennis court preparation
PPTX
District 9 Online Marketing Campaign
‘Where Did My Dreams Go?’♨️The Lake Drain Lounge
Emas dan permata
PROGETTI ALTERNANZA SCUOLA LAVORO
ATP V3
The Boom Squad
SCEG Solar presentation mik
Compassionate Parenting Final Draft
Covatutto 24 Incubator manual old
Experiencing technology in early childhood learning
Ebaco tennis court preparation
District 9 Online Marketing Campaign
Ad

Similar to My cad file (6)

DOCX
My cad lab file
PDF
Electrical Circuit Lab
PPT
Jeetendra comprehensive viva.pptx
PDF
ICEBreaker Presentation: Complex Sweep Plans for Automatic Component Characte...
PDF
48414683 electronic-devices-crkt-analysis-boylestad
PPT
Pspice software+ presentation
My cad lab file
Electrical Circuit Lab
Jeetendra comprehensive viva.pptx
ICEBreaker Presentation: Complex Sweep Plans for Automatic Component Characte...
48414683 electronic-devices-crkt-analysis-boylestad
Pspice software+ presentation

More from Ashu0711 (20)

PPTX
Project ppt
DOCX
Pi q
DOCX
Monolithic&hybrid ic
DOC
Mini project-report
DOCX
Metallization
DOC
Anti theftsystemforvechicles1 final
PPT
4.inverter final
PPTX
3. solar water heater
PPT
2.avr final
PPT
PPTX
Industrial training report format
PPTX
Quality management concepts
DOCX
Project landrover
PPTX
Ppt land rover
PPTX
Organizational design qm
DOC
Mini p gsm based display
PPTX
Mini p gsm based display
PPTX
Manufacturing quality qm
PDF
H bridge
PPSX
Gsm anti theft
Project ppt
Pi q
Monolithic&hybrid ic
Mini project-report
Metallization
Anti theftsystemforvechicles1 final
4.inverter final
3. solar water heater
2.avr final
Industrial training report format
Quality management concepts
Project landrover
Ppt land rover
Organizational design qm
Mini p gsm based display
Mini p gsm based display
Manufacturing quality qm
H bridge
Gsm anti theft

Recently uploaded (20)

PPTX
OOP with Java - Java Introduction (Basics)
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PDF
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PPTX
Sustainable Sites - Green Building Construction
PPTX
UNIT 4 Total Quality Management .pptx
PDF
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PPTX
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
DOCX
573137875-Attendance-Management-System-original
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PPT
Mechanical Engineering MATERIALS Selection
PPTX
web development for engineering and engineering
PPTX
additive manufacturing of ss316l using mig welding
PDF
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
PPTX
Internet of Things (IOT) - A guide to understanding
PPTX
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
OOP with Java - Java Introduction (Basics)
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
Sustainable Sites - Green Building Construction
UNIT 4 Total Quality Management .pptx
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
573137875-Attendance-Management-System-original
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
Mechanical Engineering MATERIALS Selection
web development for engineering and engineering
additive manufacturing of ss316l using mig welding
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
Internet of Things (IOT) - A guide to understanding
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx

My cad file

  • 1. EXPERIMENT NO. 5 AIM: To design an inverter using IC 7404 on PSPICE and simulate it. REQUIREMENT: PSPICE software. THEORY: Basicallyan inverter is an ic that inverts the input given to it. If the input signal is high then output will be low and vice versa. TRUTH TABLE:
  • 4. EXPERIMENT NO. 6 AIM: To design a push pull network using B.J.T. on PSPICE and simulate it. REQUIREMENT: PSPICE software. THEORY: This circuit is formally called the Complementary Symmetrical Push-Pull output stage. Taking the stuffiness out of the terms, the name says that 1) The stage has an NPN and a PNP device. 2) The NPN and PNP circuits look the same. 3) The stage can both source and sink current. Because the circuit is really only a couple of emitter followers driving the same load, the operation is simple; Q1 conducts on positive swings; Q2 conducts on negative swings.