SlideShare a Scribd company logo
Name-Ritobeena Roy
& Muskan
Year- 3rd :
Branch-ECE :
Sem-5th
Roll- 8719210
Session- 2021-’22
Topic- SEMICONDUCTOR RAM
Semiconductor Memories:-
 Semiconductor memory is the main memory element
of a microcomputer-based system and is used to store
program and data.
 The semiconductor memory is directly accessible by
the microprocessor
 The fabrication of semiconductor memories is done
through CMOS technology.
Classification:-
The classification of Semiconductor memories are…..
Block Diagram:-
 In an IC of a semiconductor memory ,
Number of address lines=n ; Number of data lines=m.
The total memory capacity = 2n × m bits.
Memory Array:-
 The crossing points are referred to as memory cells.
 Each memory cell holds the ability to store one-bit of binary data. So,
whenever the processor sends an address to the memory IC then the row and
column decoder accordingly select one line, which correspondingly selects a
memory cell from the matrix.
Semiconductor RAM:-
 RAM( Random Access Memory) is a volatile memory.
 At the time of read operation, RAM exhibits non-
destructive nature.
 RAM is available in a wide range of speeds. Their cycle
times range from 100 ns to less than 10 ns.
INTERNAL ORGANIZATION OF RAM:-
 Read operation-The information stored in the cells selected by a word line
and transmit this information to the output data lines.
 Write operation -The Sense/Write circuits receive input information and
store it in the cells of the selected word.
Types of RAM:-
Static Random Access Memory:-
 The SRAM memories consist of circuits capable of retaining the stored information as
long as the power is applied.
 Read operation: In order to read the state of the SRAM cell, the word line is activated to
close switches Tl and T2. If the cell is in state 1, the signal on bit line b is high and the
signal on bit line b' is low. The opposite is true if the cell is in state 0. Thus, b and b' are
complements of each other. Sense/Write circuits at the end of the bit lines monitor the
state of b and b' and set the output accordingly.
 Write operation: The state of the cell is set by placing the appropriate value on bit line b
and its complement on b', and then activating the word line. This forces the cell into the
corresponding state. The required signals on the bit lines are generated by the
Sense/Write circuit. if Tl and T2 are turned on (closed), it lines b and b ' will have high
and low signals, respectively.
 The diagram of SRAM are given =>
Dynamic Random Access Memory:-
 DRAM stores the binary information in the form of electric charges that applied to
capacitors.
 Though SRAM is very fast, but it is expensive because of its every cell requires several
transistors. Relatively less expensive RAM is DRAM.
 For storing information in this cell, transistor T is turned on and an appropriate voltage is applied to
the bit line. This causes a known amount of charge to be stored in the capacitor. After the transistor is
turned off, due to the property of the capacitor, it starts to discharge. Hence, the information stored
in the cell can be read correctly only if it is read before the charge on the capacitors drops below some
threshold value
 The diagram of DRAM=>
Differences between SRAAM and DRAM:-
Thank You……

More Related Content

PPT
Module4
PPTX
Random Access Memory
PDF
B0540714
PPTX
COMPUTER ORGANIZATION UNIT-II OSMANIA UNIVERSITY
PPTX
PPTX
Module5-Memory systemModule5-Memory system
PPTX
Semiconductor Memories
PDF
REALISATION OF STATIC RANDOM ACCESS MEMORY USING QUATERNARY DLATCH
Module4
Random Access Memory
B0540714
COMPUTER ORGANIZATION UNIT-II OSMANIA UNIVERSITY
Module5-Memory systemModule5-Memory system
Semiconductor Memories
REALISATION OF STATIC RANDOM ACCESS MEMORY USING QUATERNARY DLATCH

Similar to Presentation2.pptx (20)

PDF
VLSI Module 5.pdf
PPT
Computer Organisation and Architecture
PDF
SRAM Design
PPTX
Lecture 09 - Ch No. 05 Internal Memory.pptx
PDF
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
PDF
COMPUTER ORGANIZATION NOTES Unit 5
PDF
An improvised design implementation of sram
PDF
An improvised design implementation of sram
PDF
DESIGN AND PERFORMANCE ANALYSIS OF ULTRA LOW POWER 6T SRAM USING ADIABATIC TE...
DOCX
Assignement 3 ADV report (1)
PDF
CArcMOOC 07.01 - Memory devices
PPTX
EC6601 VLSI Design Memory Circuits
PDF
Iw2616951698
PPTX
Memory Unit
PDF
250nm Technology Based Low Power SRAM Memory
PDF
Research Inventy : International Journal of Engineering and Science
PPTX
memory system notes.pptx
PDF
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
PDF
Data remanence in semiconductor devices
PPT
memeoryorganization PPT for organization of memories
VLSI Module 5.pdf
Computer Organisation and Architecture
SRAM Design
Lecture 09 - Ch No. 05 Internal Memory.pptx
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
COMPUTER ORGANIZATION NOTES Unit 5
An improvised design implementation of sram
An improvised design implementation of sram
DESIGN AND PERFORMANCE ANALYSIS OF ULTRA LOW POWER 6T SRAM USING ADIABATIC TE...
Assignement 3 ADV report (1)
CArcMOOC 07.01 - Memory devices
EC6601 VLSI Design Memory Circuits
Iw2616951698
Memory Unit
250nm Technology Based Low Power SRAM Memory
Research Inventy : International Journal of Engineering and Science
memory system notes.pptx
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
Data remanence in semiconductor devices
memeoryorganization PPT for organization of memories
Ad

Recently uploaded (20)

PDF
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
PPTX
Safety Seminar civil to be ensured for safe working.
PDF
Visual Aids for Exploratory Data Analysis.pdf
PDF
Soil Improvement Techniques Note - Rabbi
PDF
PREDICTION OF DIABETES FROM ELECTRONIC HEALTH RECORDS
PPT
Occupational Health and Safety Management System
PDF
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
PPT
A5_DistSysCh1.ppt_INTRODUCTION TO DISTRIBUTED SYSTEMS
PPT
Total quality management ppt for engineering students
PDF
SMART SIGNAL TIMING FOR URBAN INTERSECTIONS USING REAL-TIME VEHICLE DETECTI...
PPTX
UNIT 4 Total Quality Management .pptx
PDF
86236642-Electric-Loco-Shed.pdf jfkduklg
PDF
EXPLORING LEARNING ENGAGEMENT FACTORS INFLUENCING BEHAVIORAL, COGNITIVE, AND ...
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PDF
BIO-INSPIRED ARCHITECTURE FOR PARSIMONIOUS CONVERSATIONAL INTELLIGENCE : THE ...
PDF
null (2) bgfbg bfgb bfgb fbfg bfbgf b.pdf
PPTX
Fundamentals of safety and accident prevention -final (1).pptx
PDF
Abrasive, erosive and cavitation wear.pdf
PPTX
introduction to high performance computing
PPTX
UNIT - 3 Total quality Management .pptx
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
Safety Seminar civil to be ensured for safe working.
Visual Aids for Exploratory Data Analysis.pdf
Soil Improvement Techniques Note - Rabbi
PREDICTION OF DIABETES FROM ELECTRONIC HEALTH RECORDS
Occupational Health and Safety Management System
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
A5_DistSysCh1.ppt_INTRODUCTION TO DISTRIBUTED SYSTEMS
Total quality management ppt for engineering students
SMART SIGNAL TIMING FOR URBAN INTERSECTIONS USING REAL-TIME VEHICLE DETECTI...
UNIT 4 Total Quality Management .pptx
86236642-Electric-Loco-Shed.pdf jfkduklg
EXPLORING LEARNING ENGAGEMENT FACTORS INFLUENCING BEHAVIORAL, COGNITIVE, AND ...
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
BIO-INSPIRED ARCHITECTURE FOR PARSIMONIOUS CONVERSATIONAL INTELLIGENCE : THE ...
null (2) bgfbg bfgb bfgb fbfg bfbgf b.pdf
Fundamentals of safety and accident prevention -final (1).pptx
Abrasive, erosive and cavitation wear.pdf
introduction to high performance computing
UNIT - 3 Total quality Management .pptx
Ad

Presentation2.pptx

  • 1. Name-Ritobeena Roy & Muskan Year- 3rd : Branch-ECE : Sem-5th Roll- 8719210 Session- 2021-’22 Topic- SEMICONDUCTOR RAM
  • 2. Semiconductor Memories:-  Semiconductor memory is the main memory element of a microcomputer-based system and is used to store program and data.  The semiconductor memory is directly accessible by the microprocessor  The fabrication of semiconductor memories is done through CMOS technology.
  • 3. Classification:- The classification of Semiconductor memories are…..
  • 4. Block Diagram:-  In an IC of a semiconductor memory , Number of address lines=n ; Number of data lines=m. The total memory capacity = 2n × m bits.
  • 5. Memory Array:-  The crossing points are referred to as memory cells.  Each memory cell holds the ability to store one-bit of binary data. So, whenever the processor sends an address to the memory IC then the row and column decoder accordingly select one line, which correspondingly selects a memory cell from the matrix.
  • 6. Semiconductor RAM:-  RAM( Random Access Memory) is a volatile memory.  At the time of read operation, RAM exhibits non- destructive nature.  RAM is available in a wide range of speeds. Their cycle times range from 100 ns to less than 10 ns.
  • 7. INTERNAL ORGANIZATION OF RAM:-  Read operation-The information stored in the cells selected by a word line and transmit this information to the output data lines.  Write operation -The Sense/Write circuits receive input information and store it in the cells of the selected word.
  • 9. Static Random Access Memory:-  The SRAM memories consist of circuits capable of retaining the stored information as long as the power is applied.  Read operation: In order to read the state of the SRAM cell, the word line is activated to close switches Tl and T2. If the cell is in state 1, the signal on bit line b is high and the signal on bit line b' is low. The opposite is true if the cell is in state 0. Thus, b and b' are complements of each other. Sense/Write circuits at the end of the bit lines monitor the state of b and b' and set the output accordingly.  Write operation: The state of the cell is set by placing the appropriate value on bit line b and its complement on b', and then activating the word line. This forces the cell into the corresponding state. The required signals on the bit lines are generated by the Sense/Write circuit. if Tl and T2 are turned on (closed), it lines b and b ' will have high and low signals, respectively.  The diagram of SRAM are given =>
  • 10. Dynamic Random Access Memory:-  DRAM stores the binary information in the form of electric charges that applied to capacitors.  Though SRAM is very fast, but it is expensive because of its every cell requires several transistors. Relatively less expensive RAM is DRAM.  For storing information in this cell, transistor T is turned on and an appropriate voltage is applied to the bit line. This causes a known amount of charge to be stored in the capacitor. After the transistor is turned off, due to the property of the capacitor, it starts to discharge. Hence, the information stored in the cell can be read correctly only if it is read before the charge on the capacitors drops below some threshold value  The diagram of DRAM=>