SlideShare a Scribd company logo
Dr. AMBEDKAR INSTITUTE OF TECHNOLOGY
HARSHA.R Assistant Professor, ECE,UNIT 5 1
BY: HARSHA.R
ASSISTANT PROFESSOR
ECE DEPARTMENT,DR AMBEDKAR INSTITUTE OF
TECHNOLOGY,BENGALURU
Mob:9620640486
ANALOG MIXED MODE VLSI
Single Stage Amplifier
UNIT V,ECE
Ideal vs Non-ideal Amplifier
HARSHA.R Assistant Professor, ECE,UNIT 5 2
• Ideal amplifier (Fig. a)
– Large-signal characteristic is a straight line
–α1 is the “gain”, α0 is the “dc bias”
• Nonlinear amplifier (Fig. b)
– Large signal excursions around bias point
– Varying “gain”, approximated by polynomial
– Causes distortion of signal of interest
Analog Design Tradeof
HARSHA.R Assistant Professor, ECE,UNIT 5 3
• Along with gain and speed, other parameters
also important for amplifiers
• Input and output impedances decide interaction
with preceding and subsequent stages
• Performance parameters trade with each other
– Multi-dimensional optimization problem
Common-Source stage with Resistive load
HARSHA.R Assistant Professor, ECE,UNIT 5 4
Vout
• Very high input impedance at
low frequencies
•For Vin < VTH, M1 is off and
= VDD
•When Vin > VTH, M1 turns on
in saturation region, Vout
falls
•When Vin > Vin1, M1 enters
triode region
•At point A, Vout = Vin1-VTH
Common-Source stage with Resistive load
HARSHA.R Assistant Professor, ECE,UNIT 5 5
•For Vin > Vin1,
•If Vin is high enough to drive M1
into deep triode region so that
Vout << 2(Vin - VTH),
Common-Source stage with Resistive load
HARSHA.R Assistant Professor, ECE,UNIT 5 6
•Taking derivative of ID equation
in saturation region, small-
signal gain is obtained
• Same result is obtained from
small-signal equivalent circuit
•gm and Av vary for large input
signal swings according to
• This causes non-linearity
Common-Source stage with Resistive load
HARSHA.R Assistant Professor, ECE,UNIT 5 7
• For large values of RD, channel-length modulation of M1
becomes significant, Vout equation becomes
• Voltage gain is
• Above result is also obtained from small-signal
equivalent circuit
Diode-Connected MOSFET
HARSHA.R Assistant Professor, ECE,UNIT 5 8
• A MOSFET can operate as a small-signal resistor if its
gate and drain are shorted, called a “diode-connected”
device
• Transistor always operates in saturation
• Impedance of the device can be found from small-signal
equivalent model
Diode-Connected MOSFET
HARSHA.R Assistant Professor, ECE,UNIT 5 9
• Including body-effect, impedance “looking into” the
source terminal of diode-connected device is found as
CS Stage with Diode-Connected Load
HARSHA.R Assistant Professor, ECE,UNIT 5 10
• Neglecting channel-length
modulation, using impedance
result for diode-connected
device,
where,
•Expressing gm1 and gm2 in terms of device dimensions,
• This shows that gain is a weak function of bias currents
and voltages, i.e., relatively linear input-output
characteristic
CS Stage with Diode-Connected Load
HARSHA.R Assistant Professor, ECE,UNIT 5 11
• From large-signal analysis,
•If VTH2 does not vary much with Vout, input-output
characteristic is relatively linear.
•Squaring function of M1 (from its input voltage to its drain
current) and square root function of M2 (from its drain
current to its overdrive) act as inverse functions
CS Stage with Diode-Connected Load
HARSHA.R Assistant Professor, ECE,UNIT 5 12
•As I1 falls, so does overdrive of M2 so that
•Subthreshold conduction of M2 eventually brings Vout to
VDD, but at very low current levels, finite capacitance at
output node CP slows down the change in Vout from VDD-
VTH2 to VDD.
•In high-frequency circuits, Vout remains around VDD-VTH2
when I1 falls to small values.
CS Stage with Diode-Connected Load
HARSHA.R Assistant Professor, ECE,UNIT 5
•For Vin < VTH1, Vout = VDD –VTH2
•When Vin > VTH1, previous large-signal analysis predicts
that Vout approximately follows a single line
•As Vin exceeds Vout + VTH1 (to the right of point A), M1
enters the triode region and the characteristic becomes
nonlinear.
14
13
CS Stage with Diode-Connected PMOS device
HARSHA.R Assistant Professor, ECE,UNIT 5 14
• Diode-connected load can be
implemented as a PMOS device, free of
body-effect
• Small-signal voltage gain neglecting
channel-length modulation Gain is a
relatively weak function of device
dimensions
• Since µn ≈ 2µp, high gain requires “strong”
input device (narrow) and “weak” load device
(wide)
• This limits voltage swings since for λ = 0, we
get
• For diode-connected loads, swing is constrained by both required
overdrive voltage and threshold voltage, i.e., for small overdrive,
output cannot exceed VDD - |VTH|.
CS Stage with Current-Source Load
HARSHA.R Assistant Professor, ECE,UNIT 5 15
• Current-source load allows a high load resistance without
limiting output swing
• Voltage gain is
•Overdrive of M2 can be reduced by increasing its width,
ro2 can be increased by increasing its length
• Output bias voltage is not well-defined
•Intrinsic gain of M1 increases with L and decreases with ID
CS Stage with Active Load
HARSHA.R Assistant Professor, ECE,UNIT 5 16
• Input signal is also applied to gate of load device, making
it an “active” load
•M1 and M2 operate in parallel and enhance the voltage
gain
• From small-signal equivalent circuit,
• Same output resistance as CS stage with current-source
load, but higher transconductance
•Bias current of M1 and M2 is a strong function of PVT
CS Stage with Active Load: Supply
HARSHA.R Assistant Professor, ECE,UNIT 5 17
sensitivity
•Variations in VDD or the threshold voltages directly
translate to changes in the drain currents
• Supply voltage variations “supply noise” are amplified
too
•Voltage gain from VDD to Vout can be found to be
CS Stage with Triode Load
•Ron2 depends on µpCox, Vb and VTHP which vary with PVT
•Generating a precise value of Vb is complex, which makes
circuit hard to use
• Triode loads consume lesser voltage headroom than
diode connected devices since Vout,max =V
• A MOS device biased in the
deep triode region acts as a
resistive load in a CS stage
•Vb is sufficiently low to ensure
M2 is in deep triode region for
all output voltage swings
•Voltage gain is Av = -gm1Ron2, where Ron2 is the MOS ON
resistance given by
HARSHA.R Assistant Professor, ECE,UNIT 5
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 19
•Degeneration resistor RS in series with source terminal
makes input device more linear
–As Vin increases, so do ID and the voltage drop across
RS
–Part of the change in Vin appears across RS rather
than gate-source overdrive, making variation in ID
smoother
•Gain is now a weaker function of gm
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 20
• Nonlinearity of circuit is due to nonlinear dependence of
ID upon Vin
•Equivalent transconductance Gm of the circuit can be
defied as
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 21
•gm is the transconductance of M1
•Small-signal voltage gain Av is then given by
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 22
•Same result for Gm is obtained from small-signal
equivalent circuit, by noting that
•As RS increases, Gm becomes a weaker function of gm and
hence ID
• For , , i.e.,
•Most of the change in Vin across RS and drain current
becomes a “linearized” function of input voltage
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 23
•Including body-effect and channel-length modulation, Gm
is found from modified small-signal equivalent circuit
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 24
Large-signal behavior
RS=0
•ID and gm vary with Vin as
derived in calculations in
Chapter 2
RS≠0
• At low current levels,
turn-on behavior is similar
to when RS=0 since
and hence
•As overdrive and gm
increase, effect of RS
becomes more significant
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 25
• Small-signal derived previously can be written as
• Denominator = Series combination of inverse
transconductance + explicit resistance seen from source
to ground
• Called “resistance seen in the source path”
• Magnitude of gain = Resistance seen at the drain/ Total
resistance seen in the source path
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 26
• Degeneration causes increase in output resistance
•Ignoring RD and including body effect in small-signal
equivalent model,
•ro is boosted by a factor of {1 + (gm+gmb)RS} and then
added to RS
•Alternatively, RS is boosted by a factor of {1 + (gm+gmb)ro}
and then added to ro
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 27
•Compare RS = 0 with RS > 0
•If RS = 0, and
•If RS > 0, and , obtaining negative gmV1
and gmbVbs
•Thus, current supplied by VX is less than VX/ro and hence
output impedance is greater than ro
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 28
Intuitive understanding of increased output impedance
•Apply voltage change ΔV at output and measure resulting
change ΔI in output current, which is also the change in
current through RS
•Resistance seen looking into the source of M1 is
(gm + gmb)
•Voltage change across RS is
1/
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 29
Intuitive understanding of increased output impedance
•Change in current across RS is
•Output resistance is thus
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 30
• To compute gain in the general case including body effect
and channel-length modulation, consider above small-
signal model
• From KVL at input,
• KCL at output gives
CS Stage with Source Degeneration
HARSHA.R Assistant Professor, ECE,UNIT 5 31
•Since voltage drops across rO and RS must add up to Vout,
• Voltage gain is therefore
Thank you
Copyright © 2017 McGraw-Hill Education. All rights reserved. No reproduction or
distribution without the prior written consent of McGraw-Hill Education.
BY: HARSHA.R
ASSISTANT PROFESSOR
ECE DEPARTMENT,DR AMBEDKAR
INSTITUTE OF TECHNOLOGY,BENGALURU
Mob:9620640486
HARSHA.R Assistant Professor, ECE,UNIT 5 32

More Related Content

PPTX
DIFFERENTIAL AMPLIFIER using MOSFET
PPT
MOSFET Small signal model
PPT
Velosity saturation
PPTX
Threshold Voltage & Channel Length Modulation
PPT
adc dac converter
PPTX
Differential amplifier
PDF
Channel length Modulation
PPTX
Stick Diagram
DIFFERENTIAL AMPLIFIER using MOSFET
MOSFET Small signal model
Velosity saturation
Threshold Voltage & Channel Length Modulation
adc dac converter
Differential amplifier
Channel length Modulation
Stick Diagram

What's hot (20)

PPT
Slew rate, Open and closed loop configurations
PDF
Differentiator OP Amp
PPTX
Second order effects
PDF
4. single stage amplifier
PPTX
Butterworth filter
PPTX
MOS transistor 13
PPTX
3673 mosfet
PPTX
Unit no. 5 cmos logic design
PPT
L07 dc and ac load line
PPTX
mos transistor
PPT
Multipliers in VLSI
PPTX
PPTX
Rc delay modelling in vlsi
PPTX
Short channel effects
PPTX
Vlsi(140083112008,15,16)
PPT
Lecture11 combinational logic dynamics
PPTX
Pll ppt
PPTX
System partitioning in VLSI and its considerations
Slew rate, Open and closed loop configurations
Differentiator OP Amp
Second order effects
4. single stage amplifier
Butterworth filter
MOS transistor 13
3673 mosfet
Unit no. 5 cmos logic design
L07 dc and ac load line
mos transistor
Multipliers in VLSI
Rc delay modelling in vlsi
Short channel effects
Vlsi(140083112008,15,16)
Lecture11 combinational logic dynamics
Pll ppt
System partitioning in VLSI and its considerations
Ad

Similar to single stage amplifier Unit 5 AMVLSI (20)

PPTX
MEC.pptx
PPTX
CMOS analog IC Design presentation.pptx
PPTX
Electronic Circuit Analysis the UNIT I.pptx
PPT
Analog CMOS design
PPTX
MOSFET.pptx
PDF
Audio amplifier
PPT
ECA PPT.ppt
PPT
Basic Electrical Properties of CMOS & BiCMOS circuits.ppt
PPT
CS amplifier_diferent_load_final_sinks_ppt
PPTX
unit 1 ppt 2 Multi-stage transistor amplifiers (1).pptx
PDF
Inverter
PPTX
Eedp lect 06 amplifiers_3_classes
DOCX
PPTX
Distributed Amplifiers presenatation
PDF
Electric+Circuit+and+Simulation+Op+amp.pdf
PDF
Design of up converter at 2.4GHz using Analog VLSI with 22nm Technology
PDF
Chapter 4 semiconductor devicee JFET.pdf
PDF
Amplifiers.pdf
PPTX
Measurement of resistance
PPTX
Rectifiers (ac dc)
MEC.pptx
CMOS analog IC Design presentation.pptx
Electronic Circuit Analysis the UNIT I.pptx
Analog CMOS design
MOSFET.pptx
Audio amplifier
ECA PPT.ppt
Basic Electrical Properties of CMOS & BiCMOS circuits.ppt
CS amplifier_diferent_load_final_sinks_ppt
unit 1 ppt 2 Multi-stage transistor amplifiers (1).pptx
Inverter
Eedp lect 06 amplifiers_3_classes
Distributed Amplifiers presenatation
Electric+Circuit+and+Simulation+Op+amp.pdf
Design of up converter at 2.4GHz using Analog VLSI with 22nm Technology
Chapter 4 semiconductor devicee JFET.pdf
Amplifiers.pdf
Measurement of resistance
Rectifiers (ac dc)
Ad

Recently uploaded (20)

PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PDF
Well-logging-methods_new................
PDF
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
PPTX
CH1 Production IntroductoryConcepts.pptx
PDF
composite construction of structures.pdf
PPTX
web development for engineering and engineering
PPTX
Safety Seminar civil to be ensured for safe working.
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
PPTX
UNIT 4 Total Quality Management .pptx
PPTX
Current and future trends in Computer Vision.pptx
PPTX
Fundamentals of safety and accident prevention -final (1).pptx
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PPT
Project quality management in manufacturing
PDF
737-MAX_SRG.pdf student reference guides
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PDF
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
Well-logging-methods_new................
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
CH1 Production IntroductoryConcepts.pptx
composite construction of structures.pdf
web development for engineering and engineering
Safety Seminar civil to be ensured for safe working.
UNIT-1 - COAL BASED THERMAL POWER PLANTS
UNIT 4 Total Quality Management .pptx
Current and future trends in Computer Vision.pptx
Fundamentals of safety and accident prevention -final (1).pptx
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
Operating System & Kernel Study Guide-1 - converted.pdf
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
Project quality management in manufacturing
737-MAX_SRG.pdf student reference guides
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
R24 SURVEYING LAB MANUAL for civil enggi
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf

single stage amplifier Unit 5 AMVLSI

  • 1. Dr. AMBEDKAR INSTITUTE OF TECHNOLOGY HARSHA.R Assistant Professor, ECE,UNIT 5 1 BY: HARSHA.R ASSISTANT PROFESSOR ECE DEPARTMENT,DR AMBEDKAR INSTITUTE OF TECHNOLOGY,BENGALURU Mob:9620640486 ANALOG MIXED MODE VLSI Single Stage Amplifier UNIT V,ECE
  • 2. Ideal vs Non-ideal Amplifier HARSHA.R Assistant Professor, ECE,UNIT 5 2 • Ideal amplifier (Fig. a) – Large-signal characteristic is a straight line –α1 is the “gain”, α0 is the “dc bias” • Nonlinear amplifier (Fig. b) – Large signal excursions around bias point – Varying “gain”, approximated by polynomial – Causes distortion of signal of interest
  • 3. Analog Design Tradeof HARSHA.R Assistant Professor, ECE,UNIT 5 3 • Along with gain and speed, other parameters also important for amplifiers • Input and output impedances decide interaction with preceding and subsequent stages • Performance parameters trade with each other – Multi-dimensional optimization problem
  • 4. Common-Source stage with Resistive load HARSHA.R Assistant Professor, ECE,UNIT 5 4 Vout • Very high input impedance at low frequencies •For Vin < VTH, M1 is off and = VDD •When Vin > VTH, M1 turns on in saturation region, Vout falls •When Vin > Vin1, M1 enters triode region •At point A, Vout = Vin1-VTH
  • 5. Common-Source stage with Resistive load HARSHA.R Assistant Professor, ECE,UNIT 5 5 •For Vin > Vin1, •If Vin is high enough to drive M1 into deep triode region so that Vout << 2(Vin - VTH),
  • 6. Common-Source stage with Resistive load HARSHA.R Assistant Professor, ECE,UNIT 5 6 •Taking derivative of ID equation in saturation region, small- signal gain is obtained • Same result is obtained from small-signal equivalent circuit •gm and Av vary for large input signal swings according to • This causes non-linearity
  • 7. Common-Source stage with Resistive load HARSHA.R Assistant Professor, ECE,UNIT 5 7 • For large values of RD, channel-length modulation of M1 becomes significant, Vout equation becomes • Voltage gain is • Above result is also obtained from small-signal equivalent circuit
  • 8. Diode-Connected MOSFET HARSHA.R Assistant Professor, ECE,UNIT 5 8 • A MOSFET can operate as a small-signal resistor if its gate and drain are shorted, called a “diode-connected” device • Transistor always operates in saturation • Impedance of the device can be found from small-signal equivalent model
  • 9. Diode-Connected MOSFET HARSHA.R Assistant Professor, ECE,UNIT 5 9 • Including body-effect, impedance “looking into” the source terminal of diode-connected device is found as
  • 10. CS Stage with Diode-Connected Load HARSHA.R Assistant Professor, ECE,UNIT 5 10 • Neglecting channel-length modulation, using impedance result for diode-connected device, where, •Expressing gm1 and gm2 in terms of device dimensions, • This shows that gain is a weak function of bias currents and voltages, i.e., relatively linear input-output characteristic
  • 11. CS Stage with Diode-Connected Load HARSHA.R Assistant Professor, ECE,UNIT 5 11 • From large-signal analysis, •If VTH2 does not vary much with Vout, input-output characteristic is relatively linear. •Squaring function of M1 (from its input voltage to its drain current) and square root function of M2 (from its drain current to its overdrive) act as inverse functions
  • 12. CS Stage with Diode-Connected Load HARSHA.R Assistant Professor, ECE,UNIT 5 12 •As I1 falls, so does overdrive of M2 so that •Subthreshold conduction of M2 eventually brings Vout to VDD, but at very low current levels, finite capacitance at output node CP slows down the change in Vout from VDD- VTH2 to VDD. •In high-frequency circuits, Vout remains around VDD-VTH2 when I1 falls to small values.
  • 13. CS Stage with Diode-Connected Load HARSHA.R Assistant Professor, ECE,UNIT 5 •For Vin < VTH1, Vout = VDD –VTH2 •When Vin > VTH1, previous large-signal analysis predicts that Vout approximately follows a single line •As Vin exceeds Vout + VTH1 (to the right of point A), M1 enters the triode region and the characteristic becomes nonlinear. 14 13
  • 14. CS Stage with Diode-Connected PMOS device HARSHA.R Assistant Professor, ECE,UNIT 5 14 • Diode-connected load can be implemented as a PMOS device, free of body-effect • Small-signal voltage gain neglecting channel-length modulation Gain is a relatively weak function of device dimensions • Since µn ≈ 2µp, high gain requires “strong” input device (narrow) and “weak” load device (wide) • This limits voltage swings since for λ = 0, we get • For diode-connected loads, swing is constrained by both required overdrive voltage and threshold voltage, i.e., for small overdrive, output cannot exceed VDD - |VTH|.
  • 15. CS Stage with Current-Source Load HARSHA.R Assistant Professor, ECE,UNIT 5 15 • Current-source load allows a high load resistance without limiting output swing • Voltage gain is •Overdrive of M2 can be reduced by increasing its width, ro2 can be increased by increasing its length • Output bias voltage is not well-defined •Intrinsic gain of M1 increases with L and decreases with ID
  • 16. CS Stage with Active Load HARSHA.R Assistant Professor, ECE,UNIT 5 16 • Input signal is also applied to gate of load device, making it an “active” load •M1 and M2 operate in parallel and enhance the voltage gain • From small-signal equivalent circuit, • Same output resistance as CS stage with current-source load, but higher transconductance •Bias current of M1 and M2 is a strong function of PVT
  • 17. CS Stage with Active Load: Supply HARSHA.R Assistant Professor, ECE,UNIT 5 17 sensitivity •Variations in VDD or the threshold voltages directly translate to changes in the drain currents • Supply voltage variations “supply noise” are amplified too •Voltage gain from VDD to Vout can be found to be
  • 18. CS Stage with Triode Load •Ron2 depends on µpCox, Vb and VTHP which vary with PVT •Generating a precise value of Vb is complex, which makes circuit hard to use • Triode loads consume lesser voltage headroom than diode connected devices since Vout,max =V • A MOS device biased in the deep triode region acts as a resistive load in a CS stage •Vb is sufficiently low to ensure M2 is in deep triode region for all output voltage swings •Voltage gain is Av = -gm1Ron2, where Ron2 is the MOS ON resistance given by HARSHA.R Assistant Professor, ECE,UNIT 5
  • 19. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 19 •Degeneration resistor RS in series with source terminal makes input device more linear –As Vin increases, so do ID and the voltage drop across RS –Part of the change in Vin appears across RS rather than gate-source overdrive, making variation in ID smoother •Gain is now a weaker function of gm
  • 20. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 20 • Nonlinearity of circuit is due to nonlinear dependence of ID upon Vin •Equivalent transconductance Gm of the circuit can be defied as
  • 21. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 21 •gm is the transconductance of M1 •Small-signal voltage gain Av is then given by
  • 22. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 22 •Same result for Gm is obtained from small-signal equivalent circuit, by noting that •As RS increases, Gm becomes a weaker function of gm and hence ID • For , , i.e., •Most of the change in Vin across RS and drain current becomes a “linearized” function of input voltage
  • 23. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 23 •Including body-effect and channel-length modulation, Gm is found from modified small-signal equivalent circuit
  • 24. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 24 Large-signal behavior RS=0 •ID and gm vary with Vin as derived in calculations in Chapter 2 RS≠0 • At low current levels, turn-on behavior is similar to when RS=0 since and hence •As overdrive and gm increase, effect of RS becomes more significant
  • 25. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 25 • Small-signal derived previously can be written as • Denominator = Series combination of inverse transconductance + explicit resistance seen from source to ground • Called “resistance seen in the source path” • Magnitude of gain = Resistance seen at the drain/ Total resistance seen in the source path
  • 26. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 26 • Degeneration causes increase in output resistance •Ignoring RD and including body effect in small-signal equivalent model, •ro is boosted by a factor of {1 + (gm+gmb)RS} and then added to RS •Alternatively, RS is boosted by a factor of {1 + (gm+gmb)ro} and then added to ro
  • 27. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 27 •Compare RS = 0 with RS > 0 •If RS = 0, and •If RS > 0, and , obtaining negative gmV1 and gmbVbs •Thus, current supplied by VX is less than VX/ro and hence output impedance is greater than ro
  • 28. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 28 Intuitive understanding of increased output impedance •Apply voltage change ΔV at output and measure resulting change ΔI in output current, which is also the change in current through RS •Resistance seen looking into the source of M1 is (gm + gmb) •Voltage change across RS is 1/
  • 29. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 29 Intuitive understanding of increased output impedance •Change in current across RS is •Output resistance is thus
  • 30. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 30 • To compute gain in the general case including body effect and channel-length modulation, consider above small- signal model • From KVL at input, • KCL at output gives
  • 31. CS Stage with Source Degeneration HARSHA.R Assistant Professor, ECE,UNIT 5 31 •Since voltage drops across rO and RS must add up to Vout, • Voltage gain is therefore
  • 32. Thank you Copyright © 2017 McGraw-Hill Education. All rights reserved. No reproduction or distribution without the prior written consent of McGraw-Hill Education. BY: HARSHA.R ASSISTANT PROFESSOR ECE DEPARTMENT,DR AMBEDKAR INSTITUTE OF TECHNOLOGY,BENGALURU Mob:9620640486 HARSHA.R Assistant Professor, ECE,UNIT 5 32