SPICE MODEL of TC74AC02P in SPICE PARK
0 likes89 views
The document is a device modeling report for the TC74AC02P CMOS digital integrated circuit, detailing various circuit simulation results and comparisons between measured and simulated values. It includes truth tables, input-output comparisons, and propagation delay times, providing data on voltage levels and timing characteristics. The report emphasizes accuracy in measurements and covers multiple scenarios with respect to input and output configurations.
SPICE MODEL of TC74AC02P in SPICE PARK
- 1. Device Modeling Report COMPONENTS : CMOS DIGITAL INTEGRATED CIRCUIT PART NUMBER : TC74AC02P MANUFACTURER : TOSHIBA Bee Technologies Inc. All Rights Reserved Copyright (c) Bee Technologies Inc. 2005
- 2. Truth Table Circuit simulation result U1:1A 0 U1:1B 0 U1:2A 0 U1:2B 0 U1:3A 0 U1:3B 0 U1:4A 0 U1:4B 0 Y1 1 Y2 1 Y3 1 Y4 1 0s 0.5us 1.0us Time Evaluation circuit U1 1Y VCC Y1 1A 4Y LO Y4 LO 1B 4B LO 2Y 4A Y2 LO 2A 3Y LO Y3 V1 R1 LO 2B 3B LO 1MEG 5 GND 3A LO TC74AC02 0 Comparison table Input Output %Error An Bn Yn (Measurement) Yn (Simulation) L L H H 0 All Rights Reserved Copyright (c) Bee Technologies Inc. 2005
- 3. Truth Table Circuit simulation result U1:1A 0 U1:1B 1 U1:2A 0 U1:2B 1 U1:3A 0 U1:3B 1 U1:4A 0 U1:4B 1 Y1 0 Y2 0 Y3 0 Y4 0 0s 0.5us 1.0us Time Evaluation circuit U1 1Y VCC Y1 1A 4Y LO Y4 HI 1B 4B HI 2Y 4A Y2 LO 2A 3Y LO Y3 V1 R1 HI 2B 3B HI 1MEG 5 GND 3A LO TC74AC02 0 Comparison table Input Output %Error An Bn Yn (Measurement) Yn (Simulation) L H L L 0 All Rights Reserved Copyright (c) Bee Technologies Inc. 2005
- 4. Truth Table Circuit simulation result U1:1A 1 U1:1B 0 U1:2A 1 U1:2B 0 U1:3A 1 U1:3B 0 U1:4A 1 U1:4B 0 Y1 0 Y2 0 Y3 0 Y4 0 0s 0.5us 1.0us Time Evaluation circuit U1 1Y VCC Y1 HI 1A 4Y Y4 LO 1B 4B LO 2Y 4A HI Y2 HI 2A 3Y Y3 V1 R1 LO 2B 3B LO 1MEG 5 GND 3A HI TC74AC02 0 Comparison table Input Output %Error An Bn Yn (Measurement) Yn (Simulation) H L L L 0 All Rights Reserved Copyright (c) Bee Technologies Inc. 2005
- 5. Truth Table Circuit simulation result U1:1A 1 U1:1B 1 U1:2A 1 U1:2B 1 U1:3A 1 U1:3B 1 U1:4A 1 U1:4B 1 Y1 0 Y2 0 Y3 0 Y4 0 0s 0.5us 1.0us Time Evaluation circuit U1 1Y VCC Y1 HI 1A 4Y Y4 HI 1B 4B HI 2Y 4A HI Y2 HI 2A 3Y Y3 V1 R1 HI 2B 3B HI 1MEG 5 GND 3A HI TC74AC02 0 Comparison table Input Output %Error An Bn Yn (Measurement) Yn (Simulation) H H L L 0 All Rights Reserved Copyright (c) Bee Technologies Inc. 2005
- 6. High Level and Low Level Input Voltage Circuit simulation result 6.0V 4.0V Output Input 2.0V 0V 0s 1.0ms 2.0ms 3.0ms 4.0ms V(R1:1) V(V1:+) Time Evaluation circuit U1 1Y VCC 1A 4Y LO 1B 4B 2Y 4A 2A 3Y V1 2B 3B V1 = 0 V2 V2 = 5.5 R1 GND 3A TD = 0.5m TR = 0.1m 1MEG 5.5 TC74AC02 TF = 0.1m PW = 1m PER = 2m 0 Comparison table VCC = 5.5V Measurement Simulation %Error VIH (V) 3.85 3.8502 0.005 VIL (V) 1.65 1.6445 -0.333 All Rights Reserved Copyright (c) Bee Technologies Inc. 2005
- 7. High Level and Low Level Output Voltage Circuit simulation result 5.0V 2.5V Output 0V V(R1:1) Input 5.0V 2.5V SEL>> 0V 0s 5ms 10ms V(V1:+) Time Evaluation circuit U1 1Y VCC 1A 4Y LO 1B 4B 2Y 4A 2A 3Y V1 2B 3B V1 = 0 V2 V2 = 4.5 R1 GND 3A TD = 0.5m TR = 3n 1MEG 4.5 TC74AC02 TF = 3n PW = 1m PER = 2m 0 Comparison table VCC = 4.5V Measurement Simulation %Error VOH (V) 4.5 4.4994 -0.013 VOL (V) 0 0 0 All Rights Reserved Copyright (c) Bee Technologies Inc. 2005
- 8. Propagation Delay Time Circuit simulation result 5.0V Output 2.5V Input 0V 0s 50ns 100ns V(U1:1Y) V(V1:+) Time Evaluation circuit U1 1Y VCC 1A 4Y LO 1B 4B 2Y 4A 2A 3Y RL V2 CL 500 2B 3B 50p V1 = 0 V1 V2 = 5 GND 3A TD = 10n 5 TR = 3n TF = 3n TC74AC02 PW = 50n PER = 100n 0 Comparison table CL=50pF,RL=500 Tr=Tf=3ns Measurement Simulation %Error tpLH (ns) 4.8 4.8551 1.148 tpHL (ns) 4.8 4.8660 1.375 All Rights Reserved Copyright (c) Bee Technologies Inc. 2005