Device Modeling Report




COMPONENTS : CMOS DIGITAL INTEGRATED CIRCUIT
PART NUMBER : TC74AC08F
MANUFACTURER : TOSHIBA




                   Bee Technologies Inc.

     All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
Truth Table

Circuit simulation result


                U1:1A      0
                U1:1B      0
                U1:2A      0
                U1:2B      0
                U1:3A      0
                U1:3B      0
                U1:4A      0
                U1:4B      0
                   Y1      0
                   Y2      0
                   Y3      0
                   Y4      0




                           0s                             0.5us               1.0us
                                                           Time



Evaluation circuit

                                     U1
                      LO
                                1A                  VCC

                                1B                  4B
                      LO                                    LO

                                1Y                  4A
                     Y1                                     LO

                                2A                  4Y
                      LO                                     Y4
                                2B                  3B
                      LO                                    LO
                                                                      R1        V1
                                2Y                  3A
                     Y2                                     LO
                                                                      1MEG      5
                               GND                  3Y
                                                             Y3

                                     TC74AC08




                                                0


Comparison table

             Input                              Output
                                                                             %Error
        An           Bn        Yn (Measurement)           Yn (Simulation)
         L           L                    L                       L            0

               All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
Truth Table

Circuit simulation result


                U1:1A      0
                U1:1B      1
                U1:2A      0
                U1:2B      1
                U1:3A      0
                U1:3B      1
                U1:4A      0
                U1:4B      1
                   Y1      0
                   Y2      0
                   Y3      0
                   Y4      0




                           0s                             0.5us               1.0us
                                                           Time


Evaluation circuit


                                     U1
                      LO
                                1A                  VCC

                      HI
                                1B                  4B       HI

                                1Y                  4A
                     Y1                                      LO

                                2A                  4Y
                      LO                                     Y4
                      HI
                                2B                  3B       HI
                                                                      R1        V1
                                2Y                  3A
                     Y2                                      LO
                                                                      1MEG      5
                               GND                  3Y
                                                             Y3

                                     TC74AC08




                                                0



Comparison table

             Input                              Output
                                                                             %Error
        An           Bn        Yn (Measurement)           Yn (Simulation)
         L           H                    L                       L            0

               All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
Truth Table

Circuit simulation result


                U1:1A      1
                U1:1B      0
                U1:2A      1
                U1:2B      0
                U1:3A      1
                U1:3B      0
                U1:4A      1
                U1:4B      0
                   Y1      0
                   Y2      0
                   Y3      0
                   Y4      0




                           0s                             0.5us               1.0us
                                                           Time


Evaluation circuit

                                     U1
                      HI        1A                  VCC

                                1B                  4B
                      LO                                    LO

                                1Y                  4A       HI
                     Y1
                      HI        2A                  4Y
                                                             Y4
                                2B                  3B
                      LO                                    LO
                                                                      R1        V1
                                2Y                  3A       HI
                     Y2
                                                                      1MEG      5
                               GND                  3Y
                                                             Y3

                                     TC74AC08




                                                0


Comparison table

             Input                              Output
                                                                             %Error
        An           Bn        Yn (Measurement)           Yn (Simulation)
         H           L                    L                       L            0

               All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
Truth Table

Circuit simulation result


                U1:1A      1
                U1:1B      1
                U1:2A      1
                U1:2B      1
                U1:3A      1
                U1:3B      1
                U1:4A      1
                U1:4B      1
                   Y1      1
                   Y2      1
                   Y3      1
                   Y4      1




                           0s                             0.5us               1.0us
                                                           Time


Evaluation circuit

                                     U1
                      HI        1A                  VCC

                      HI
                                1B                  4B       HI

                                1Y                  4A       HI
                     Y1
                      HI        2A                  4Y
                                                             Y4
                      HI
                                2B                  3B       HI
                                                                      R1        V1
                                2Y                  3A       HI
                     Y2
                                                                      1MEG      5
                               GND                  3Y
                                                             Y3

                                     TC74AC08




                                                0



Comparison table

             Input                              Output
                                                                             %Error
        An           Bn        Yn (Measurement)           Yn (Simulation)
         H           H                    H                       H            0

               All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
High Level and Low Level Input Voltage

Circuit simulation result

               6.0V




               4.0V
                                                                                  Output
                                                                                  Input

               2.0V




                  0V
                       0s             1.0ms             2.0ms             3.0ms           4.0ms
                            V(R1:1)    V(V1:+)
                                                         Time


Evaluation circuit

                                                        U1
                                                   1A                VCC

                                             HI
                                                   1B                4B

                                                   1Y                4A

                                                   2A                4Y

                                                   2B                3B

                            V1                     2Y                3A
            V1 = 0
            V2 = 5.5                    R1        GND                3Y                     V2
            TD = 0.5m
            TR = 0.1m                  1MEG
                                                        TC74AC08
            TF = 0.1m                                                                       5.5
            PW = 1m
            PER = 2m




                                                             0


Comparison table

          VCC = 5.5V              Measurement                    Simulation               %Error
            VIH (V)                      3.85                      3.9328                 2.151
            VIL (V)                      1.65                      1.6445                 -0.333
               All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
High Level and Low Level Output Voltage

Circuit simulation result

               5.0V



               2.5V

              SEL>>
                                                                              Output
                 0V
                            V(R1:1)                                           Input
               5.0V



               2.5V



                  0V
                       0s                                   5ms                        10ms
                            V(V1:+)
                                                        Time


Evaluation circuit

                                                       U1
                                                  1A                    VCC

                                            HI
                                                  1B                    4B

                                                  1Y                    4A

                                                  2A                    4Y

                            V1                    2B                    3B                V2
            V1 = 0
            V2 = 4.5                              2Y                    3A
            TD = 0.5m                                                                     4.5
            TR = 3n                    R1        GND                    3Y
            TF = 3n
            PW = 1m                   1MEG
                                                       TC74AC08
            PER = 2m




                                                              0


Comparison table

        VCC = 4.5V               Measurement                  Simulation        %Error
          VOH (V)                     4.5                         4.4994         -0.013
          VOL (V)                     0                             0                 0
               All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
Propagation Delay Time

Circuit simulation result

               5.0V




                                                                                 Output
               2.5V                                                              Input




                  0V
                       0s                                   50ns                         100ns
                            V(C1:1)   V(V1:+)
                                                            Time


Evaluation circuit

                                                            U1
                                                       1A                 VCC

                                            HI
                                                       1B                 4B

                                                       1Y                 4A

                                                       2A                 4Y

                                                       2B                 3B

            V1 = 0          V1                         2Y                 3A               V2
            V2 = 5
            TD = 10n                   R1          GND                    3Y
            TR = 3n                   500    C1
            TF = 3n                         50p                                             5
                                                            TC74AC08
            PW = 50n
            PER = 100n




                                                                   0


Comparison table

CL=50pF,RL=500,Tr=Tf=3ns              Measurement                     Simulation          %Error
           tpLH (ns)                             4.5                    4.5592              1.316
           tpHL (ns)                             4.5                    4.5633              1.407
               All Rights Reserved Copyright (C) Bee Technologies Inc. 2005

More Related Content

PDF
SPICE MODEL of TC74HC08AP in SPICE PARK
PDF
SPICE MODEL of TC74HC08AF in SPICE PARK
PDF
SPICE MODEL of TC74HC08AFN in SPICE PARK
PDF
SPICE MODEL of TC74VHCT08AFN in SPICE PARK
PDF
SPICE MODEL of TC74VHCT08AF in SPICE PARK
PDF
SPICE MODEL of TC74VHCT08AFT in SPICE PARK
PDF
SPICE MODEL of TC74VHC08F in SPICE PARK
PDF
SPICE MODEL of TC74VHC08FT in SPICE PARK
SPICE MODEL of TC74HC08AP in SPICE PARK
SPICE MODEL of TC74HC08AF in SPICE PARK
SPICE MODEL of TC74HC08AFN in SPICE PARK
SPICE MODEL of TC74VHCT08AFN in SPICE PARK
SPICE MODEL of TC74VHCT08AF in SPICE PARK
SPICE MODEL of TC74VHCT08AFT in SPICE PARK
SPICE MODEL of TC74VHC08F in SPICE PARK
SPICE MODEL of TC74VHC08FT in SPICE PARK

What's hot (18)

PDF
SPICE MODEL of TC74VHC08FN in SPICE PARK
PDF
SPICE MODEL of TC74HCT08AP in SPICE PARK
PDF
SPICE MODEL of TC74HCT08AF in SPICE PARK
PDF
SPICE MODEL of TC74HCT08AFN in SPICE PARK
PDF
SPICE MODEL of TC74AC00F in SPICE PARK
PDF
SPICE MODEL of TC74AC00P in SPICE PARK
PDF
SPICE MODEL of TC74AC00FT in SPICE PARK
PDF
SPICE MODEL of TC74AC00FN in SPICE PARK
PDF
SPICE MODEL of TC74ACT08P in SPICE PARK
PDF
SPICE MODEL of TC74ACT08F in SPICE PARK
PDF
SPICE MODEL of TC74ACT08FT in SPICE PARK
PDF
SPICE MODEL of TC74ACT08FN in SPICE PARK
PDF
SPICE MODEL of TC74VHCT00AF in SPICE PARK
PDF
SPICE MODEL of TC74VHCT00AFT in SPICE PARK
PDF
SPICE MODEL of TC74VHCT00AFN in SPICE PARK
PDF
SPICE MODEL of TC74LCX32F in SPICE PARK
PDF
SPICE MODEL of TC74LCX32FT in SPICE PARK
PDF
SPICE MODEL of TC74LCX32FN in SPICE PARK
SPICE MODEL of TC74VHC08FN in SPICE PARK
SPICE MODEL of TC74HCT08AP in SPICE PARK
SPICE MODEL of TC74HCT08AF in SPICE PARK
SPICE MODEL of TC74HCT08AFN in SPICE PARK
SPICE MODEL of TC74AC00F in SPICE PARK
SPICE MODEL of TC74AC00P in SPICE PARK
SPICE MODEL of TC74AC00FT in SPICE PARK
SPICE MODEL of TC74AC00FN in SPICE PARK
SPICE MODEL of TC74ACT08P in SPICE PARK
SPICE MODEL of TC74ACT08F in SPICE PARK
SPICE MODEL of TC74ACT08FT in SPICE PARK
SPICE MODEL of TC74ACT08FN in SPICE PARK
SPICE MODEL of TC74VHCT00AF in SPICE PARK
SPICE MODEL of TC74VHCT00AFT in SPICE PARK
SPICE MODEL of TC74VHCT00AFN in SPICE PARK
SPICE MODEL of TC74LCX32F in SPICE PARK
SPICE MODEL of TC74LCX32FT in SPICE PARK
SPICE MODEL of TC74LCX32FN in SPICE PARK
Ad

Viewers also liked (7)

PPTX
MoreLab - Mobility Research Lab
PPT
17 infeccion puerperal
PPT
MODULO II - IDEAS Y PLAN DE NEGOCIO - RUBEN VERA
PDF
12623 a21 l-mg-viver na marinhagrande
PPTX
Delicious
PPT
PDF
Convocatoria de Becas de Postgrado IPFE2013-I
MoreLab - Mobility Research Lab
17 infeccion puerperal
MODULO II - IDEAS Y PLAN DE NEGOCIO - RUBEN VERA
12623 a21 l-mg-viver na marinhagrande
Delicious
Convocatoria de Becas de Postgrado IPFE2013-I
Ad

Similar to SPICE MODEL of TC74AC08F in SPICE PARK (14)

PDF
SPICE MODEL of TC74AC02FT in SPICE PARK
PDF
SPICE MODEL of TC74AC02F in SPICE PARK
PDF
SPICE MODEL of TC74AC02P in SPICE PARK
PDF
SPICE MODEL of TC74AC02FN in SPICE PARK
PDF
SPICE MODEL of TC74HCT00AP in SPICE PARK
PDF
SPICE MODEL of TC74HCT00AF in SPICE PARK
PDF
SPICE MODEL of TC74HCT00AFN in SPICE PARK
PDF
SPICE MODEL of TC74ACT00FT in SPICE PARK
PDF
SPICE MODEL of TC74ACT00P in SPICE PARK
PDF
SPICE MODEL of TC74ACT00F in SPICE PARK
PDF
SPICE MODEL of TC74HC00AP in SPICE PARK
PDF
SPICE MODEL of TC74HC00AF in SPICE PARK
PDF
SPICE MODEL of TC74ACT00FN in SPICE PARK
PDF
SPICE MODEL of TC74HC00AFN in SPICE PARK
SPICE MODEL of TC74AC02FT in SPICE PARK
SPICE MODEL of TC74AC02F in SPICE PARK
SPICE MODEL of TC74AC02P in SPICE PARK
SPICE MODEL of TC74AC02FN in SPICE PARK
SPICE MODEL of TC74HCT00AP in SPICE PARK
SPICE MODEL of TC74HCT00AF in SPICE PARK
SPICE MODEL of TC74HCT00AFN in SPICE PARK
SPICE MODEL of TC74ACT00FT in SPICE PARK
SPICE MODEL of TC74ACT00P in SPICE PARK
SPICE MODEL of TC74ACT00F in SPICE PARK
SPICE MODEL of TC74HC00AP in SPICE PARK
SPICE MODEL of TC74HC00AF in SPICE PARK
SPICE MODEL of TC74ACT00FN in SPICE PARK
SPICE MODEL of TC74HC00AFN in SPICE PARK

More from Tsuyoshi Horigome (20)

PPTX
Setting KPI of Estimation Department Division
PPTX
回路ブロック図の事例(PMBus 対応、周波数同期機能搭載、4.5V ~ 18V、20A 同期整流 SWIFT™ 降圧コンバータ)
PPTX
STHV64SW(STマイクロエレクトロニクス)のデータシートの要約について(Suitable for ultrasound imaging applic...
PDF
Safety Lock Circuits (LTspice + Explanation)
PPTX
H8500-based Scintillation Detection System (Block Diagram) by Bee Technologies
PPT
Package Design Design Kit 20100009 PWM IC by Bee Technologies
PDF
Wio LTE JP Version v1.3b- 4G, Cat.1, Espruino Compatible\202001935, PCBA;Wio ...
PDF
High-frequency high-voltage transformer outline drawing
PPTX
高周波回路のノイズ抑制について回路設計、基板設計、基板製造における対策方法について
PPTX
sub-GHz帯域(315MHzや920MHz)で使用する際のポイントについてのご説明
DOCX
Basic Flow Chart Shapes(Reference Memo)for word version
PPTX
Update 40 models( Solar Cell ) in SPICE PARK(JUL2024)
PPTX
SPICE PARK JUL2024 ( 6,866 SPICE Models )
PPTX
Update 33 models(General Diode ) in SPICE PARK(JUN2024)
PPTX
SPICE PARK JUN2024 ( 6,826 SPICE Models )
PPTX
KGIとKPIについて(営業の目標設定とKPIの商談プロセス) About KGI and KPI
PPTX
FedExで書類を送付する場合の設定について(オンライン受付にて登録する場合について)
PPTX
Update 46 models(Solar Cell) in SPICE PARK(MAY2024)
PPTX
SPICE PARK APR2024 ( 6,793 SPICE Models )
PPTX
Update 22 models(Schottky Rectifier ) in SPICE PARK(APR2024)
Setting KPI of Estimation Department Division
回路ブロック図の事例(PMBus 対応、周波数同期機能搭載、4.5V ~ 18V、20A 同期整流 SWIFT™ 降圧コンバータ)
STHV64SW(STマイクロエレクトロニクス)のデータシートの要約について(Suitable for ultrasound imaging applic...
Safety Lock Circuits (LTspice + Explanation)
H8500-based Scintillation Detection System (Block Diagram) by Bee Technologies
Package Design Design Kit 20100009 PWM IC by Bee Technologies
Wio LTE JP Version v1.3b- 4G, Cat.1, Espruino Compatible\202001935, PCBA;Wio ...
High-frequency high-voltage transformer outline drawing
高周波回路のノイズ抑制について回路設計、基板設計、基板製造における対策方法について
sub-GHz帯域(315MHzや920MHz)で使用する際のポイントについてのご説明
Basic Flow Chart Shapes(Reference Memo)for word version
Update 40 models( Solar Cell ) in SPICE PARK(JUL2024)
SPICE PARK JUL2024 ( 6,866 SPICE Models )
Update 33 models(General Diode ) in SPICE PARK(JUN2024)
SPICE PARK JUN2024 ( 6,826 SPICE Models )
KGIとKPIについて(営業の目標設定とKPIの商談プロセス) About KGI and KPI
FedExで書類を送付する場合の設定について(オンライン受付にて登録する場合について)
Update 46 models(Solar Cell) in SPICE PARK(MAY2024)
SPICE PARK APR2024 ( 6,793 SPICE Models )
Update 22 models(Schottky Rectifier ) in SPICE PARK(APR2024)

Recently uploaded (20)

PDF
TrustArc Webinar - Click, Consent, Trust: Winning the Privacy Game
PDF
ENT215_Completing-a-large-scale-migration-and-modernization-with-AWS.pdf
PPTX
Tartificialntelligence_presentation.pptx
PDF
DP Operators-handbook-extract for the Mautical Institute
PPTX
Chapter 5: Probability Theory and Statistics
PPTX
MicrosoftCybserSecurityReferenceArchitecture-April-2025.pptx
PPTX
Final SEM Unit 1 for mit wpu at pune .pptx
PDF
WOOl fibre morphology and structure.pdf for textiles
PDF
Microsoft Solutions Partner Drive Digital Transformation with D365.pdf
PDF
Hybrid model detection and classification of lung cancer
PPTX
Web Crawler for Trend Tracking Gen Z Insights.pptx
PPTX
Benefits of Physical activity for teenagers.pptx
PDF
Five Habits of High-Impact Board Members
PDF
Univ-Connecticut-ChatGPT-Presentaion.pdf
DOCX
search engine optimization ppt fir known well about this
PPTX
Group 1 Presentation -Planning and Decision Making .pptx
PDF
August Patch Tuesday
PDF
DASA ADMISSION 2024_FirstRound_FirstRank_LastRank.pdf
PDF
A contest of sentiment analysis: k-nearest neighbor versus neural network
PPTX
The various Industrial Revolutions .pptx
TrustArc Webinar - Click, Consent, Trust: Winning the Privacy Game
ENT215_Completing-a-large-scale-migration-and-modernization-with-AWS.pdf
Tartificialntelligence_presentation.pptx
DP Operators-handbook-extract for the Mautical Institute
Chapter 5: Probability Theory and Statistics
MicrosoftCybserSecurityReferenceArchitecture-April-2025.pptx
Final SEM Unit 1 for mit wpu at pune .pptx
WOOl fibre morphology and structure.pdf for textiles
Microsoft Solutions Partner Drive Digital Transformation with D365.pdf
Hybrid model detection and classification of lung cancer
Web Crawler for Trend Tracking Gen Z Insights.pptx
Benefits of Physical activity for teenagers.pptx
Five Habits of High-Impact Board Members
Univ-Connecticut-ChatGPT-Presentaion.pdf
search engine optimization ppt fir known well about this
Group 1 Presentation -Planning and Decision Making .pptx
August Patch Tuesday
DASA ADMISSION 2024_FirstRound_FirstRank_LastRank.pdf
A contest of sentiment analysis: k-nearest neighbor versus neural network
The various Industrial Revolutions .pptx

SPICE MODEL of TC74AC08F in SPICE PARK

  • 1. Device Modeling Report COMPONENTS : CMOS DIGITAL INTEGRATED CIRCUIT PART NUMBER : TC74AC08F MANUFACTURER : TOSHIBA Bee Technologies Inc. All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
  • 2. Truth Table Circuit simulation result U1:1A 0 U1:1B 0 U1:2A 0 U1:2B 0 U1:3A 0 U1:3B 0 U1:4A 0 U1:4B 0 Y1 0 Y2 0 Y3 0 Y4 0 0s 0.5us 1.0us Time Evaluation circuit U1 LO 1A VCC 1B 4B LO LO 1Y 4A Y1 LO 2A 4Y LO Y4 2B 3B LO LO R1 V1 2Y 3A Y2 LO 1MEG 5 GND 3Y Y3 TC74AC08 0 Comparison table Input Output %Error An Bn Yn (Measurement) Yn (Simulation) L L L L 0 All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
  • 3. Truth Table Circuit simulation result U1:1A 0 U1:1B 1 U1:2A 0 U1:2B 1 U1:3A 0 U1:3B 1 U1:4A 0 U1:4B 1 Y1 0 Y2 0 Y3 0 Y4 0 0s 0.5us 1.0us Time Evaluation circuit U1 LO 1A VCC HI 1B 4B HI 1Y 4A Y1 LO 2A 4Y LO Y4 HI 2B 3B HI R1 V1 2Y 3A Y2 LO 1MEG 5 GND 3Y Y3 TC74AC08 0 Comparison table Input Output %Error An Bn Yn (Measurement) Yn (Simulation) L H L L 0 All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
  • 4. Truth Table Circuit simulation result U1:1A 1 U1:1B 0 U1:2A 1 U1:2B 0 U1:3A 1 U1:3B 0 U1:4A 1 U1:4B 0 Y1 0 Y2 0 Y3 0 Y4 0 0s 0.5us 1.0us Time Evaluation circuit U1 HI 1A VCC 1B 4B LO LO 1Y 4A HI Y1 HI 2A 4Y Y4 2B 3B LO LO R1 V1 2Y 3A HI Y2 1MEG 5 GND 3Y Y3 TC74AC08 0 Comparison table Input Output %Error An Bn Yn (Measurement) Yn (Simulation) H L L L 0 All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
  • 5. Truth Table Circuit simulation result U1:1A 1 U1:1B 1 U1:2A 1 U1:2B 1 U1:3A 1 U1:3B 1 U1:4A 1 U1:4B 1 Y1 1 Y2 1 Y3 1 Y4 1 0s 0.5us 1.0us Time Evaluation circuit U1 HI 1A VCC HI 1B 4B HI 1Y 4A HI Y1 HI 2A 4Y Y4 HI 2B 3B HI R1 V1 2Y 3A HI Y2 1MEG 5 GND 3Y Y3 TC74AC08 0 Comparison table Input Output %Error An Bn Yn (Measurement) Yn (Simulation) H H H H 0 All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
  • 6. High Level and Low Level Input Voltage Circuit simulation result 6.0V 4.0V Output Input 2.0V 0V 0s 1.0ms 2.0ms 3.0ms 4.0ms V(R1:1) V(V1:+) Time Evaluation circuit U1 1A VCC HI 1B 4B 1Y 4A 2A 4Y 2B 3B V1 2Y 3A V1 = 0 V2 = 5.5 R1 GND 3Y V2 TD = 0.5m TR = 0.1m 1MEG TC74AC08 TF = 0.1m 5.5 PW = 1m PER = 2m 0 Comparison table VCC = 5.5V Measurement Simulation %Error VIH (V) 3.85 3.9328 2.151 VIL (V) 1.65 1.6445 -0.333 All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
  • 7. High Level and Low Level Output Voltage Circuit simulation result 5.0V 2.5V SEL>> Output 0V V(R1:1) Input 5.0V 2.5V 0V 0s 5ms 10ms V(V1:+) Time Evaluation circuit U1 1A VCC HI 1B 4B 1Y 4A 2A 4Y V1 2B 3B V2 V1 = 0 V2 = 4.5 2Y 3A TD = 0.5m 4.5 TR = 3n R1 GND 3Y TF = 3n PW = 1m 1MEG TC74AC08 PER = 2m 0 Comparison table VCC = 4.5V Measurement Simulation %Error VOH (V) 4.5 4.4994 -0.013 VOL (V) 0 0 0 All Rights Reserved Copyright (C) Bee Technologies Inc. 2005
  • 8. Propagation Delay Time Circuit simulation result 5.0V Output 2.5V Input 0V 0s 50ns 100ns V(C1:1) V(V1:+) Time Evaluation circuit U1 1A VCC HI 1B 4B 1Y 4A 2A 4Y 2B 3B V1 = 0 V1 2Y 3A V2 V2 = 5 TD = 10n R1 GND 3Y TR = 3n 500 C1 TF = 3n 50p 5 TC74AC08 PW = 50n PER = 100n 0 Comparison table CL=50pF,RL=500,Tr=Tf=3ns Measurement Simulation %Error tpLH (ns) 4.5 4.5592 1.316 tpHL (ns) 4.5 4.5633 1.407 All Rights Reserved Copyright (C) Bee Technologies Inc. 2005