SlideShare a Scribd company logo
True/False Verilog is case-insensitive T/F Verilog has constructs that model hardware
concurrency T/F Verilog HDL does not support hierarchical decomposition of a design T/F It is
alright to define a module within a module T/F Data-Flow constructs with delay specifications
are synthesizable T/F Short Questions Write -13.5625 as an IEEE single precision floating point
number. You may write your 32-bit answer in binary or hexadecimal, but it must conform to the
single-precision IEEE 754 floating point standard? (4) Design the hardware for a left shifter that
shifts an 8-bit number 2 bit to the left. For example if A = 00011111, A Shifted = 01111100?
Solution
Answers:
Question 1
1)False
Explanation:Verilog is a case-sensitive language. All keywords are in lowercase.
2)True
Explanation:and Verilog HDL opening concurrent contexts: Fork-Join in Verilog that are used in
modeling on to concurrent hardware
3)False
Explanation:Verilog HDL supports a top-down design approach of hierarchical decomposition
4)True
Explanation: It is safe to use nested module
5)True
Explanation: Verilog code using synthesizable constructs of the language.
Question 2
1)the decimal representation of numbers like "-13.5625" . The conversion is IEEE 754
Converter
Binary Representation:11000001010110010000000000000000
Hexadecimal Representation:0xc1590000

More Related Content

PPTX
Verilogspk1
PPTX
Verilog
DOCX
BEC302_DSDV Lab Manual 3rd sem(1) (1) (2).docx
PPTX
Floating point ALU using VHDL implemented on FPGA
PPTX
HDL (hardware description language) presentation
PDF
Verilog HDL 0001.pdf
PPT
Verilog tutorial
PPT
Verilog Tutorial for learning verilog a
Verilogspk1
Verilog
BEC302_DSDV Lab Manual 3rd sem(1) (1) (2).docx
Floating point ALU using VHDL implemented on FPGA
HDL (hardware description language) presentation
Verilog HDL 0001.pdf
Verilog tutorial
Verilog Tutorial for learning verilog a

Similar to TrueFalse Verilog is case-insensitive TF Verilog has constructs.pdf (20)

PPT
Verilog Lecture1
DOCX
Report on VLSI
PPTX
System design using HDL - Module 1
PPTX
Digital Design and Computer architecture Lec5b
PPTX
Verilog overview
PPTX
verilog intro lecture for digital system design
PDF
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
PDF
Applications of Microcontroller 8051
PPTX
Digital principle and computer design Presentation (1).pptx
PPT
01-Verilog Introductiokkkkkkkkkkkkkkkn.ppt
PPTX
VHDL for beginners in Printed Circuit Board designing
PDF
4Sem VTU-HDL Programming Notes-Unit1-Introduction
PDF
Basics of digital verilog design(alok singh kanpur)
PDF
Verilog HDL Training Course
PDF
An Introductory course on Verilog HDL-Verilog hdl ppr
PDF
DDUV.pdf
PDF
1.5 Legal Labels in Verilog areSystem Verilog extends it and al.pdf
PPTX
Verilog
PPTX
Digital signals design Module 2 - HDLs (1).pptx
PDF
Prepare a Verilog HDL code for the following register Positive Edge.pdf
Verilog Lecture1
Report on VLSI
System design using HDL - Module 1
Digital Design and Computer architecture Lec5b
Verilog overview
verilog intro lecture for digital system design
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
Applications of Microcontroller 8051
Digital principle and computer design Presentation (1).pptx
01-Verilog Introductiokkkkkkkkkkkkkkkn.ppt
VHDL for beginners in Printed Circuit Board designing
4Sem VTU-HDL Programming Notes-Unit1-Introduction
Basics of digital verilog design(alok singh kanpur)
Verilog HDL Training Course
An Introductory course on Verilog HDL-Verilog hdl ppr
DDUV.pdf
1.5 Legal Labels in Verilog areSystem Verilog extends it and al.pdf
Verilog
Digital signals design Module 2 - HDLs (1).pptx
Prepare a Verilog HDL code for the following register Positive Edge.pdf
Ad

More from feelinggift (20)

PDF
A) Which of the following element is seen in all organic molecules Si.pdf
PDF
Given an ArrayList, write a Java method that returns a new ArrayList.pdf
PDF
Write an MSP430g2553 C program to drive a continually scrolling mess.pdf
PDF
Which of the following is NOT a financial measurement needed to see .pdf
PDF
Which process uses chemiosmosis A. Pyruvate oxidation B. Electron .pdf
PDF
What motives do corporate executives have that force them to embrace.pdf
PDF
when are business cases or project charters overkillSolutionP.pdf
PDF
True or False The Congressional Budget Office projects that approxi.pdf
PDF
Using the space provided compose an ESSAY concerning the following qu.pdf
PDF
We continually hear about interest groups in the news. Understanding.pdf
PDF
View transaction list Journal entry worksheet 6 9 The company receive.pdf
PDF
Physical security is a fundamental component of any secure infrastru.pdf
PDF
This is a homework assignment that I have for my Java coding class. .pdf
PDF
The Jannuschs operated Festival Foods, a busi- ness that served conc.pdf
PDF
The first thermodynamic law for a system of charged molecules in elec.pdf
PDF
show all of your work to arrive a final result Simple Interest Simpl.pdf
PDF
Terms from which students can chooseMacrophages; •Only one.pdf
PDF
Simulate the Stakeholder deliverable for the development of an onlin.pdf
PDF
I want to write this program in java.Write a simple airline ticket.pdf
PDF
Research how voting is conducted for the following event. Descri.pdf
A) Which of the following element is seen in all organic molecules Si.pdf
Given an ArrayList, write a Java method that returns a new ArrayList.pdf
Write an MSP430g2553 C program to drive a continually scrolling mess.pdf
Which of the following is NOT a financial measurement needed to see .pdf
Which process uses chemiosmosis A. Pyruvate oxidation B. Electron .pdf
What motives do corporate executives have that force them to embrace.pdf
when are business cases or project charters overkillSolutionP.pdf
True or False The Congressional Budget Office projects that approxi.pdf
Using the space provided compose an ESSAY concerning the following qu.pdf
We continually hear about interest groups in the news. Understanding.pdf
View transaction list Journal entry worksheet 6 9 The company receive.pdf
Physical security is a fundamental component of any secure infrastru.pdf
This is a homework assignment that I have for my Java coding class. .pdf
The Jannuschs operated Festival Foods, a busi- ness that served conc.pdf
The first thermodynamic law for a system of charged molecules in elec.pdf
show all of your work to arrive a final result Simple Interest Simpl.pdf
Terms from which students can chooseMacrophages; •Only one.pdf
Simulate the Stakeholder deliverable for the development of an onlin.pdf
I want to write this program in java.Write a simple airline ticket.pdf
Research how voting is conducted for the following event. Descri.pdf
Ad

Recently uploaded (20)

PDF
Computing-Curriculum for Schools in Ghana
PPTX
PPH.pptx obstetrics and gynecology in nursing
PDF
Physiotherapy_for_Respiratory_and_Cardiac_Problems WEBBER.pdf
PPTX
master seminar digital applications in india
PDF
BÀI TẬP BỔ TRỢ 4 KỸ NĂNG TIẾNG ANH 9 GLOBAL SUCCESS - CẢ NĂM - BÁM SÁT FORM Đ...
PDF
Insiders guide to clinical Medicine.pdf
PDF
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
PDF
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
PPTX
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
PDF
ANTIBIOTICS.pptx.pdf………………… xxxxxxxxxxxxx
PDF
01-Introduction-to-Information-Management.pdf
PDF
FourierSeries-QuestionsWithAnswers(Part-A).pdf
PDF
STATICS OF THE RIGID BODIES Hibbelers.pdf
PPTX
Lesson notes of climatology university.
PPTX
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
PDF
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
PDF
Pre independence Education in Inndia.pdf
PDF
Microbial disease of the cardiovascular and lymphatic systems
PDF
Anesthesia in Laparoscopic Surgery in India
PPTX
Microbial diseases, their pathogenesis and prophylaxis
Computing-Curriculum for Schools in Ghana
PPH.pptx obstetrics and gynecology in nursing
Physiotherapy_for_Respiratory_and_Cardiac_Problems WEBBER.pdf
master seminar digital applications in india
BÀI TẬP BỔ TRỢ 4 KỸ NĂNG TIẾNG ANH 9 GLOBAL SUCCESS - CẢ NĂM - BÁM SÁT FORM Đ...
Insiders guide to clinical Medicine.pdf
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
ANTIBIOTICS.pptx.pdf………………… xxxxxxxxxxxxx
01-Introduction-to-Information-Management.pdf
FourierSeries-QuestionsWithAnswers(Part-A).pdf
STATICS OF THE RIGID BODIES Hibbelers.pdf
Lesson notes of climatology university.
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
Pre independence Education in Inndia.pdf
Microbial disease of the cardiovascular and lymphatic systems
Anesthesia in Laparoscopic Surgery in India
Microbial diseases, their pathogenesis and prophylaxis

TrueFalse Verilog is case-insensitive TF Verilog has constructs.pdf

  • 1. True/False Verilog is case-insensitive T/F Verilog has constructs that model hardware concurrency T/F Verilog HDL does not support hierarchical decomposition of a design T/F It is alright to define a module within a module T/F Data-Flow constructs with delay specifications are synthesizable T/F Short Questions Write -13.5625 as an IEEE single precision floating point number. You may write your 32-bit answer in binary or hexadecimal, but it must conform to the single-precision IEEE 754 floating point standard? (4) Design the hardware for a left shifter that shifts an 8-bit number 2 bit to the left. For example if A = 00011111, A Shifted = 01111100? Solution Answers: Question 1 1)False Explanation:Verilog is a case-sensitive language. All keywords are in lowercase. 2)True Explanation:and Verilog HDL opening concurrent contexts: Fork-Join in Verilog that are used in modeling on to concurrent hardware 3)False Explanation:Verilog HDL supports a top-down design approach of hierarchical decomposition 4)True Explanation: It is safe to use nested module 5)True Explanation: Verilog code using synthesizable constructs of the language. Question 2 1)the decimal representation of numbers like "-13.5625" . The conversion is IEEE 754 Converter Binary Representation:11000001010110010000000000000000 Hexadecimal Representation:0xc1590000