cache.pptx
• Cache Memory-
•
• Cache memory is a Random Access Memory.
• The main advantage of cache memory is its very fast speed.
• It can be accessed by the CPU at much faster speed than main
memory.
• Location-
•
• Cache memory lies on the path between the CPU and the main
memory.
• It facilitates the transfer of data between the processor and the main
memory at the speed which matches to the speed of the processor.
cache.pptx
• Purpose-
•
• The fast speed of the cache memory makes it extremely useful.
• It is used for bridging the speed mismatch between the fastest CPU
and the main memory.
• It does not let the CPU performance suffer due to the slower speed of
the main memory.
• Execution Of Program-
•
• Whenever any program has to be executed, it is first loaded in the
main memory.
• The portion of the program that is mostly probably going to be
executed in the near future is kept in the cache memory.
• This allows CPU to access the most probable portion at a faster
speed.
• Multilevel Cache Organization-
•
• A multilevel cache organization is an organization where cache
memories of different sizes are organized at multiple levels to
increase the processing speed to a greater extent.
• The smaller the size of cache, the faster its speed.
• The smallest size cache memory is placed closest to the CPU.
• This helps to achieve better performance in terms of speed.
L1 Working
• If the computer processor can find the data it needs for its next
operation in cache memory, it will save time compared to having to
get it from random access memory.
• L1 is "level-1" cache memory, usually built onto the microprocessor
chip itself. For example, the Intel MMX microprocessor comes with 32
thousand bytes of L1.
L2
• L2 (that is, level-2) cache memory is on a separate chip (possibly on
an expansion card) that can be accessed more quickly than the larger
"main" memory. A popular L2 cache memory size is 1,024 kilobytes
(one megabyte).
L3
• A Level 3 (L3) cache is a specialized cache that that is used by the CPU
and is usually built onto the motherboard and, in certain special
processors, within the CPU module itself.
• There are CPUs which have the L1 cache on die and the L2 cache on a
separate die on the same chip or even on a separate chip, or there
are CPUs which have both L1 and L2 cache on the same die as the
CPU core.
• There are multi-core, multi-chip CPUs where each core has its own L1
cache on die, the 4 cores of one multi-core chip share an L2 cache
that is on chip, but on a separate die, and the 2 chips share an L3
cache that is on a separate chip, but in the same package.
cache.pptx
cache.pptx
cache.pptx
cache.pptx
cache.pptx

More Related Content

PDF
Cache memory
PPT
Cache memory
PPTX
ملٹی لیول کے شے۔
PPT
Cache Memory.ppt
PPTX
CACHE MEMORY
PPTX
Cache memmory
PPT
Cache memory and cache
PPTX
Cache Memory- JMD.pptx
Cache memory
Cache memory
ملٹی لیول کے شے۔
Cache Memory.ppt
CACHE MEMORY
Cache memmory
Cache memory and cache
Cache Memory- JMD.pptx

Similar to cache.pptx (20)

PPT
Cache memory presentation
PPT
04_Cache Memory.ppt
PPTX
Cache, Caching, Cache Memory Explained
PPTX
Cache memory
PDF
computerarchitecturecachememory-170927134432.pdf
PPT
Computer architecture cache memory
PPTX
Exploring Of System Hardware
PDF
cachememory-210517060741 (1).pdf
PPTX
Cache Memory
PPTX
Cache memory
PPTX
Cache memory
PPT
cache memory
PPTX
Cache memory
PPTX
Cache Memory.pptx
PPTX
Cache memory
PPT
Memory Organization
PDF
3 computer memory
PDF
Computer architecture for HNDIT
PPTX
memorytechnologyandoptimization-140416131506-phpapp02.pptx
Cache memory presentation
04_Cache Memory.ppt
Cache, Caching, Cache Memory Explained
Cache memory
computerarchitecturecachememory-170927134432.pdf
Computer architecture cache memory
Exploring Of System Hardware
cachememory-210517060741 (1).pdf
Cache Memory
Cache memory
Cache memory
cache memory
Cache memory
Cache Memory.pptx
Cache memory
Memory Organization
3 computer memory
Computer architecture for HNDIT
memorytechnologyandoptimization-140416131506-phpapp02.pptx
Ad

Recently uploaded (20)

DOCX
Copy-OT LIST 12.8.25.docxjdjfufufufufuuffuf
PPTX
Growth Capital Investment - Espresso Capital.pptx
PPTX
AI_ML_Internship_WReport_Template_v2.pptx
PDF
2_STM32&SecureElements2_STM32&SecureElements
PPTX
New professional education PROF-ED-7_103359.pptx
PDF
Printing Presentation to show beginners.
PDF
Tcl Scripting for EDA.pdf
PDF
Dozuki_Solution-hardware minimalization.
PPTX
Chapter no 8 output devices dpart 2.pptx
PDF
GENERATOR AND IMPROVED COIL THEREFOR HAVINGELECTRODYNAMIC PROPERTIES
PDF
2- Physical Layer (06).pdfgshshshbsbshshshhs
PPTX
Group 4 [BSIT-1C] Computer Network (1).pptx
PDF
SAHIL PROdhdjejss yo yo pdf TOCOL PPT.pdf
PPTX
vortex flow measurement in instrumentation
PPTX
Subordinate_Clauses_BlueGradient_Optimized.pptx
PPTX
Clauses_Part1.hshshpjzjxnznxnxnndndndndndndndnndptx
PPTX
Unit-1.pptxgeyeuueueu7r7r7r77r7r7r7uriruru
PPTX
dDifference Beetween Saving slides And Investment Slides.pptx
PDF
CAB UNIT 1 with computer details details
PPTX
Computer Hardware - Technology and Livelihood Education
Copy-OT LIST 12.8.25.docxjdjfufufufufuuffuf
Growth Capital Investment - Espresso Capital.pptx
AI_ML_Internship_WReport_Template_v2.pptx
2_STM32&SecureElements2_STM32&SecureElements
New professional education PROF-ED-7_103359.pptx
Printing Presentation to show beginners.
Tcl Scripting for EDA.pdf
Dozuki_Solution-hardware minimalization.
Chapter no 8 output devices dpart 2.pptx
GENERATOR AND IMPROVED COIL THEREFOR HAVINGELECTRODYNAMIC PROPERTIES
2- Physical Layer (06).pdfgshshshbsbshshshhs
Group 4 [BSIT-1C] Computer Network (1).pptx
SAHIL PROdhdjejss yo yo pdf TOCOL PPT.pdf
vortex flow measurement in instrumentation
Subordinate_Clauses_BlueGradient_Optimized.pptx
Clauses_Part1.hshshpjzjxnznxnxnndndndndndndndnndptx
Unit-1.pptxgeyeuueueu7r7r7r77r7r7r7uriruru
dDifference Beetween Saving slides And Investment Slides.pptx
CAB UNIT 1 with computer details details
Computer Hardware - Technology and Livelihood Education
Ad

cache.pptx

  • 2. • Cache Memory- • • Cache memory is a Random Access Memory. • The main advantage of cache memory is its very fast speed. • It can be accessed by the CPU at much faster speed than main memory.
  • 3. • Location- • • Cache memory lies on the path between the CPU and the main memory. • It facilitates the transfer of data between the processor and the main memory at the speed which matches to the speed of the processor.
  • 5. • Purpose- • • The fast speed of the cache memory makes it extremely useful. • It is used for bridging the speed mismatch between the fastest CPU and the main memory. • It does not let the CPU performance suffer due to the slower speed of the main memory.
  • 6. • Execution Of Program- • • Whenever any program has to be executed, it is first loaded in the main memory. • The portion of the program that is mostly probably going to be executed in the near future is kept in the cache memory. • This allows CPU to access the most probable portion at a faster speed.
  • 7. • Multilevel Cache Organization- • • A multilevel cache organization is an organization where cache memories of different sizes are organized at multiple levels to increase the processing speed to a greater extent. • The smaller the size of cache, the faster its speed. • The smallest size cache memory is placed closest to the CPU. • This helps to achieve better performance in terms of speed.
  • 8. L1 Working • If the computer processor can find the data it needs for its next operation in cache memory, it will save time compared to having to get it from random access memory. • L1 is "level-1" cache memory, usually built onto the microprocessor chip itself. For example, the Intel MMX microprocessor comes with 32 thousand bytes of L1.
  • 9. L2 • L2 (that is, level-2) cache memory is on a separate chip (possibly on an expansion card) that can be accessed more quickly than the larger "main" memory. A popular L2 cache memory size is 1,024 kilobytes (one megabyte).
  • 10. L3 • A Level 3 (L3) cache is a specialized cache that that is used by the CPU and is usually built onto the motherboard and, in certain special processors, within the CPU module itself.
  • 11. • There are CPUs which have the L1 cache on die and the L2 cache on a separate die on the same chip or even on a separate chip, or there are CPUs which have both L1 and L2 cache on the same die as the CPU core.
  • 12. • There are multi-core, multi-chip CPUs where each core has its own L1 cache on die, the 4 cores of one multi-core chip share an L2 cache that is on chip, but on a separate die, and the 2 chips share an L3 cache that is on a separate chip, but in the same package.