SlideShare a Scribd company logo
Virtual Memory Management in
Multi Processor MACH OS
By- Ajay Kharat
ID: 2019H1030011G
• Mach OS is designed for multiprocessor,
parallel and distributed environments.
• Mach OS itself run in parallel and supports:-
-All algorithm are designed to run in parallel.
-All Data structure can access in parallel.
• Virtual memory system:-
A computer can address more memory than the
amount physically installed on the system.
Overview
Topics
• Design Issues
• Mach Kernel
• Task Address Space
• Memory Protection
Abbrevation:
VMS- Virtual Memory system
Design Issues
• Portability:
Ability of OS to run on several machine with
different architecture.
For wide spread of any OS, portability is
important consideration in design of VMS.
• Data Sharing:
In Multiprocessor system, application run as
collection of processes that run on different
processor.
• Protection:
Multiple programs in main memory, OS must
protect address space of each process from
unauthorized access.
• Efficiency
Virtual memory system can become a
bottleneck and limit the performance of
multiprocessor OS because of address
translation, page table lookup, page
replacement, etc…
Mach Kernel
• Mach Kernel provides only basic primitive for
building parallel and distributed applications.
Other OS services, which are useful to end users are built on
top of Mach kernel.
Mach Kernel provides only a small no. of simple services, it has some
benefits: -
• More reliable (less code is running in Kernel mode)
• Easier to extend micro kernel
• Easier to port Mach OS to new architecture (Portable)
Mach Kernel support some abstraction: -
Task & Thread: -
A Task is collection of threads and thread is smallest unit of
execution.
Threads has it’s own PC and set of register.
• Message: Message is collection of data used by
threads for communication/synchronization on
multiprocessor system while this threads are running in
parallel on different processor.
• Port: It is uni-directional channel associated with
each process/thread that queue up message for that
object.
Process and Thread communicate with each other
by performing send() and receive() operation on
their ports.
Task Address Space
• Size of any address space (RAM) is limited by no. of
bits in Memory Address Register(MAR).
• Mach OS follows non contiguous memory allocation,
where virtual address space of process is divided into
pages and this process pages are allocated in
hardware paged (frame) in physical memory.
• Process page size may be multiple of hardware page
size.
Virtual Memory system
• Virtual address issued by a process is valid only if , it falls in allocated
region of that process virtual address space.
• But Mach Virtual memory system supports some operations needed in
advance application: -
• Normally, thread can only access address space of task in which it
executes but sometime it is necessary for a task to read or write in address
space of other task.
• E.g. Debugger needs to examine and modify the address space of the task
it is debugging
• Mach virtual memory system provides primitive to perform this operation.
Memory Protection
• In Mach virtual memory system, memory
protection is implemented at page level.
• Each allocated page has two protection codes
associated with it: -
1. Current protection code:-
This protection code in Page table, specify whether
page can be reference or not.
2. Maximum protection code:-
This protection code in Page table, specify the limit
value for current protection.
Cont.
Page table entry for protection:
Every time a page is referred, maximum
protection code value is decremented.
Also it maintain Read, write and execute
permission in page table for memory protection.
THE END

More Related Content

PPTX
Two pass Assembler
PPTX
Cloud computing stack
PPTX
Operating system paging and segmentation
PPTX
Os unit 3 , process management
PDF
operating system structure
PPTX
parallel programming in the parallel virtual machine-advanced system architec...
PPTX
Parallel processing
Two pass Assembler
Cloud computing stack
Operating system paging and segmentation
Os unit 3 , process management
operating system structure
parallel programming in the parallel virtual machine-advanced system architec...
Parallel processing

What's hot (20)

PPT
Distributed & parallel system
PPTX
Introduction to system programming
PPT
VB6_INTRODUCTION.ppt
PPT
Java: GUI
PDF
Lecture 1 introduction to parallel and distributed computing
PPT
Disk scheduling algorithms
PPTX
Software Requirements
PPTX
Pram model
PPTX
INTER PROCESS COMMUNICATION (IPC).pptx
PPTX
Inter Process Communication
PPTX
Underlying principles of parallel and distributed computing
PPTX
Virtual Machine Concept
PPT
distributed shared memory
PPTX
Structure of the page table
PPTX
File allocation methods (1)
PPTX
Applet Life Cycle in Java with brief introduction
PDF
Operating system concepts (notes)
PPT
Parallel processing
PDF
loaders and linkers
PPTX
Distributed & parallel system
Introduction to system programming
VB6_INTRODUCTION.ppt
Java: GUI
Lecture 1 introduction to parallel and distributed computing
Disk scheduling algorithms
Software Requirements
Pram model
INTER PROCESS COMMUNICATION (IPC).pptx
Inter Process Communication
Underlying principles of parallel and distributed computing
Virtual Machine Concept
distributed shared memory
Structure of the page table
File allocation methods (1)
Applet Life Cycle in Java with brief introduction
Operating system concepts (notes)
Parallel processing
loaders and linkers
Ad

Similar to virtual memory management in multi processor mach os (20)

PDF
Virtual memory
DOCX
New microsoft office word document
PPT
Power Point Presentation on Virtual Memory.ppt
PPTX
PPTX
network ram parallel computing
PPTX
Distributed systems and scalability rules
PPTX
Lecture-7 Main Memroy.pptx
PPT
Bab 4
 
PDF
Ch03-OS OPERATING SYSTEM WILL HELP YOU.pdf
PPTX
Communication model of parallel platforms
PDF
An operating system for multicore and clouds: mechanism and implementation
PPTX
Distributed Shared Memory Systems
DOC
Symmetric multiprocessing and Microkernel
PPT
Windows memory manager internals
PPTX
assignment_presentaion_jhvvnvhjhbhjhvjh.pptx
PPTX
Os unit 3
PDF
22CS201 COA
PPTX
Paging +Algorithem+Segmentation+memory management
PPTX
message passing vs shared memory
PPTX
Operating system memory management
Virtual memory
New microsoft office word document
Power Point Presentation on Virtual Memory.ppt
network ram parallel computing
Distributed systems and scalability rules
Lecture-7 Main Memroy.pptx
Bab 4
 
Ch03-OS OPERATING SYSTEM WILL HELP YOU.pdf
Communication model of parallel platforms
An operating system for multicore and clouds: mechanism and implementation
Distributed Shared Memory Systems
Symmetric multiprocessing and Microkernel
Windows memory manager internals
assignment_presentaion_jhvvnvhjhbhjhvjh.pptx
Os unit 3
22CS201 COA
Paging +Algorithem+Segmentation+memory management
message passing vs shared memory
Operating system memory management
Ad

More from AJAY KHARAT (12)

PPTX
Uncovering Bugs in P4 Programs with Assertion-based Verification
PPTX
SDPROBER: A SOFTWARE DEFINED PROBER FOR SDN
PPTX
Instrumenting Open vSwitch with Monitoring Capabilities: Designs and Challenges
PPTX
Memory and Performance Isolation for a Multi-tenant Function-based Data-plane
PPTX
NS4: Enabling Programmable Data Plane Simulation
PPTX
YATES: Rapid Prototyping for Traffic Engineering Systems
PPTX
Life in the Fast Lane: A Line-Rate Linear Road
PPTX
How to implement complex policies on existing network infrastructure
PPTX
Network-Wide Heavy-Hitter Detection with Commodity Switches
PPTX
p4pktgen: Automated Test Case Generation for P4 Programs
PPTX
Mutual exclusion in distributed systems
PPTX
Solutions to byzantine agreement problem
Uncovering Bugs in P4 Programs with Assertion-based Verification
SDPROBER: A SOFTWARE DEFINED PROBER FOR SDN
Instrumenting Open vSwitch with Monitoring Capabilities: Designs and Challenges
Memory and Performance Isolation for a Multi-tenant Function-based Data-plane
NS4: Enabling Programmable Data Plane Simulation
YATES: Rapid Prototyping for Traffic Engineering Systems
Life in the Fast Lane: A Line-Rate Linear Road
How to implement complex policies on existing network infrastructure
Network-Wide Heavy-Hitter Detection with Commodity Switches
p4pktgen: Automated Test Case Generation for P4 Programs
Mutual exclusion in distributed systems
Solutions to byzantine agreement problem

Recently uploaded (20)

PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
PPTX
Artificial Intelligence
PPTX
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
PPT
Introduction, IoT Design Methodology, Case Study on IoT System for Weather Mo...
PPT
Mechanical Engineering MATERIALS Selection
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PPTX
UNIT 4 Total Quality Management .pptx
PPT
introduction to datamining and warehousing
PDF
Well-logging-methods_new................
PPTX
additive manufacturing of ss316l using mig welding
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PPTX
Current and future trends in Computer Vision.pptx
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PDF
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
PDF
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
UNIT-1 - COAL BASED THERMAL POWER PLANTS
Artificial Intelligence
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
Introduction, IoT Design Methodology, Case Study on IoT System for Weather Mo...
Mechanical Engineering MATERIALS Selection
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
UNIT 4 Total Quality Management .pptx
introduction to datamining and warehousing
Well-logging-methods_new................
additive manufacturing of ss316l using mig welding
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
Current and future trends in Computer Vision.pptx
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
Embodied AI: Ushering in the Next Era of Intelligent Systems
Mitigating Risks through Effective Management for Enhancing Organizational Pe...

virtual memory management in multi processor mach os

  • 1. Virtual Memory Management in Multi Processor MACH OS By- Ajay Kharat ID: 2019H1030011G
  • 2. • Mach OS is designed for multiprocessor, parallel and distributed environments. • Mach OS itself run in parallel and supports:- -All algorithm are designed to run in parallel. -All Data structure can access in parallel. • Virtual memory system:- A computer can address more memory than the amount physically installed on the system. Overview
  • 3. Topics • Design Issues • Mach Kernel • Task Address Space • Memory Protection Abbrevation: VMS- Virtual Memory system
  • 4. Design Issues • Portability: Ability of OS to run on several machine with different architecture. For wide spread of any OS, portability is important consideration in design of VMS. • Data Sharing: In Multiprocessor system, application run as collection of processes that run on different processor.
  • 5. • Protection: Multiple programs in main memory, OS must protect address space of each process from unauthorized access. • Efficiency Virtual memory system can become a bottleneck and limit the performance of multiprocessor OS because of address translation, page table lookup, page replacement, etc…
  • 6. Mach Kernel • Mach Kernel provides only basic primitive for building parallel and distributed applications. Other OS services, which are useful to end users are built on top of Mach kernel.
  • 7. Mach Kernel provides only a small no. of simple services, it has some benefits: - • More reliable (less code is running in Kernel mode) • Easier to extend micro kernel • Easier to port Mach OS to new architecture (Portable) Mach Kernel support some abstraction: - Task & Thread: - A Task is collection of threads and thread is smallest unit of execution. Threads has it’s own PC and set of register.
  • 8. • Message: Message is collection of data used by threads for communication/synchronization on multiprocessor system while this threads are running in parallel on different processor. • Port: It is uni-directional channel associated with each process/thread that queue up message for that object. Process and Thread communicate with each other by performing send() and receive() operation on their ports.
  • 9. Task Address Space • Size of any address space (RAM) is limited by no. of bits in Memory Address Register(MAR). • Mach OS follows non contiguous memory allocation, where virtual address space of process is divided into pages and this process pages are allocated in hardware paged (frame) in physical memory. • Process page size may be multiple of hardware page size.
  • 10. Virtual Memory system • Virtual address issued by a process is valid only if , it falls in allocated region of that process virtual address space. • But Mach Virtual memory system supports some operations needed in advance application: - • Normally, thread can only access address space of task in which it executes but sometime it is necessary for a task to read or write in address space of other task. • E.g. Debugger needs to examine and modify the address space of the task it is debugging • Mach virtual memory system provides primitive to perform this operation.
  • 11. Memory Protection • In Mach virtual memory system, memory protection is implemented at page level. • Each allocated page has two protection codes associated with it: - 1. Current protection code:- This protection code in Page table, specify whether page can be reference or not. 2. Maximum protection code:- This protection code in Page table, specify the limit value for current protection.
  • 12. Cont. Page table entry for protection: Every time a page is referred, maximum protection code value is decremented. Also it maintain Read, write and execute permission in page table for memory protection.