SlideShare a Scribd company logo
Accelerating Insights…
In the Technical Computing Transformation
Dr. Rajeeb Hazra
Vice President, Data Center Group
General Manager, Technical Computing Group
June 2014
TOP500 Highlights
427 of 500 (85%) of all systems
111 of 114 (97%) of new systems
Intel® Xeon PhiTM
in Jun’14 list
#1—TOP500 system
#1—Intel® Xeon PhiTM Total
Rmax > GPU’s Total
Rmax
PRACE ISC Award—2014
1st Sustained 1PFlop Real Science Performance on an IA-based System
Use Intel processors
Source: www.top.500.org
The Democratization of HPC…
A 20 Year Retrospective
108
105
$/FLOP
10
1994
1
2014
>15,000X
IMPROVEMENT1
YEAR Pioneering Science High ROI Industry
Innovations
Beowulf Cluster
*Source: Intel per socket estimate comparing Intel DX4TM processor (Beowulf) versus Intel® Xeon PhiTM (Knights Corner)
Other brands and names are the property of their respective owners.
HPC’s Next Stage
New Usages
HPC Cloud Service3D Printing
New Access
Other brands and names are the property of their respective owners.
New Models
Crowdsourcing
~9 years
#500 to Single Socket
Technology Waterfalls from the Top
All Other
Technical
Computing
Top 500 <15%
>85%
Performance Waterfall*
#1 Top500 System to Single Socket
*plus…..similar waterfalls for other
capabilities in areas like fabrics,
storage, software, …
6-8 years
#1 to #500
Source: Top500.org and Intel Estimate of Top500 sockets as % of sum of analysts reports of HPC and
branded Workstations sockets. Performance waterfall timelines based on TOP500.org statistics (#1-#500)
and Intel estimate (#500 to projected Intel Knights Landing)
Other brands and names are the property of their respective owners.
% of sockets sold
Unabated System Innovation At The Top
Interconnect
Memory
&
Storage
Processor
Performance
Reliability
and
Resiliency
Standard
Programming
Model for Parallelism
Power
Efficiency
from
All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. 1Over 3 Teraflops of peak theoretical
double-precision performance is preliminary and based on current expectations of cores, clock frequency and floating point operations per cycle. FLOPS = cores x clock frequency x floating-
point operations per second per cycle. . 2Modified version of Intel® Silvermont microarchitecture currently found in Intel® AtomTM processors. 3Modifications include AVX512 and 4
threads/core support. 4Projected peak theoretical single-thread performance relative to 1st Generation Intel® Xeon Phi™ Coprocessor 7120P (formerly codenamed Knights Corner). 5 Binary
Compatible with Intel Xeon processors using Haswell Instruction Set (except TSX) . 6Projected results based on internal Intel analysis of Knights Landing memory vs Knights Corner (GDDR5).
7Projected result based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra high-bandwidth versus DDR4 memory only with all channels
populated.
Unveiling Details of Knights Landing
(Next Generation Intel® Xeon Phi™ Products)
2nd half ’15
1st commercial systems
3+ TFLOPS1
In One Package
Parallel Performance & Density
On-Package Memory:
 up to 16GB at launch
 5X Bandwidth vs DDR47
Compute: Energy-efficient IA cores2
 Microarchitecture enhanced for HPC3
 3X Single Thread Performance vs Knights Corner4
 Intel Xeon Processor Binary Compatible5
 1/3X the Space6
 5X Power Efficiency6
.
.
.
.
.
.
Integrated Fabric
Intel® Silvermont Arch.
Enhanced for HPC
Processor Package
Conceptual—Not Actual Package Layout
…
Platform Memory: DDR4 Bandwidth and
Capacity Comparable to Intel® Xeon® Processors
Jointly Developed with Micron Technology
Intel® Omni Scale—The Next-Generation Fabric
*OpenFabrics Alliance
Other brands and names are the property of their respective owners
INTEGRATION
Intel® Omni
Scale Fabric
Intel® Omni
Scale Fabric
Future 14nm
generation
Starting with
Knights Landing
Intel® True Scale
Fabric Upgrade
Program Helps Your
Transition
Coming in ‘15
PCIe
Adapters√ Edge
Switches√
Open
Software
Tools*
√
Director
Systems√
 Designed for Maximum Scalability
 Rich Set of Programming Models
 Flexible Configurations
 End-to-End Solution
Announcing
Intel Silicon
Photonics√
The Future Is Here
Knights Landing Supercomputer…the 1st of Many
“Cori will provide a significant increase in capability
for our users and will provide a platform for
transitioning our very broad user community to
many core architectures.”
Sudip Dosanjh
NERSC Director
>9300 Knights Landing nodes
“..a significant step in advancing supercomputing
design toward the kinds of computing systems we
expect to see in the next decade as we advance to
exascale.”
Steve Binkley
Associate Director of the Office of Advanced Scientific
Computing Research
*Source: NERSC.gov announcement April 29, 2014 . DOE--National Energy Research Scientific Computing Center
Other brands and names are the property of their respective owners
Knights Landing: Next generation Intel® Xeon PhiTM processor and Intel® Xeon PhiTM coprocessor
System name: Cori
Next Generation Intel®
Xeon Phi™ Products
(Knights Landing)
Modernizing Community Codes…Together
AVBP
(Large
Eddy)
Blast
BUDE
CAM-5
CASTEP
Castep
CESM
CFSv2
CIRCAC
AMBER
CliPhi
(COSMOS)
COSA
Cosmos
codes
DL-MESO DL-Poly ECHAM6 Elmer FrontFlow/Blue Code GADGET GAMESS-US
GPAW
Gromacs
GS2
GTC
Harmonie
Ls1
MACPO
Mardyn
MPAS
NEMO5
NWChemOpenflow
OPENMP/
MPI
Optimized
integral
Quantum
Espresso
R
ROTOR
SIM
SeisSol,
GADGET,
SG++
SG++SU2UTBENCHVASPVISITWRF
Other brands and names are the property of their respective owners.
Intel® Parallel Computing Centers
Plus…User
Groups
Forming
Intel Knights Landing Slides
Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel
reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design
with this information.
The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm
Intel, Intel Xeon, Intel Xeon Phi™, Intel® Atom™ are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries.
Copyright © 2014, Intel Corporation
*Other brands and names may be claimed as the property of others.
Intel does not control or audit the design or implementation of third party benchmark data or Web sites referenced in this document. Intel encourages all of its customers to visit the referenced Web sites or others where similar
performance benchmark data are reported and confirm whether the referenced benchmark data are accurate and reflect performance of systems available for purchase.The cost reduction scenarios described in this document are
intended to enable you to get a better understanding of how the purchase of a given Intel product, combined with a number of situation-specific variables, might affect your future cost and savings. Nothing in this document should
be interpreted as either a promise of or contract for a given level of costs.
Intel® Advanced Vector Extensions (Intel® AVX)* are designed to achieve higher throughput to certain integer and floating point operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a)
some parts to operate at less than the rated frequency and b) some parts with Intel® Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and
system configuration and you should consult your system manufacturer for more information.
*Intel® Advanced Vector Extensions refers to Intel® AVX, Intel® AVX2 or Intel® AVX-512. For more information on Intel® Turbo Boost Technology 2.0, visit http://www.intel.com/go/turbo
All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice.
Optimization Notice
Intel’s compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors.
These optimizations include SSE2®, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not
manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel
microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.
Notice revision #20110804
Legal Disclaimer

More Related Content

PDF
Intel Technologies for High Performance Computing
PDF
Intel Itanium Hotchips 2011 Overview
PDF
Deep Learning Training at Scale: Spring Crest Deep Learning Accelerator
PDF
Spring Hill (NNP-I 1000): Intel's Data Center Inference Chip
PDF
Lakefield: Hybrid Cores in 3D Package
PDF
Intel® VTune™ Amplifier - Intel Software Conference 2013
PDF
clCaffe*: Unleashing the Power of Intel Graphics for Deep Learning Acceleration
PPSX
Intel VTune
Intel Technologies for High Performance Computing
Intel Itanium Hotchips 2011 Overview
Deep Learning Training at Scale: Spring Crest Deep Learning Accelerator
Spring Hill (NNP-I 1000): Intel's Data Center Inference Chip
Lakefield: Hybrid Cores in 3D Package
Intel® VTune™ Amplifier - Intel Software Conference 2013
clCaffe*: Unleashing the Power of Intel Graphics for Deep Learning Acceleration
Intel VTune

What's hot (20)

PPTX
N(ot)-o(nly)-(Ha)doop - the DAG showdown
PDF
Unleash performance through parallelism - Intel® Math Kernel Library
PPTX
Performance out of the box developers
PDF
Preparing Codes for Intel Knights Landing (KNL)
PDF
5 pipeline arch_rationale
PDF
Intel® MPI Library e OpenMP* - Intel Software Conference 2013
PDF
What are latest new features that DPDK brings into 2018?
PDF
6 profiling tools
PPTX
Unleashing Intel® Advanced Vector Extensions 512 (Intel® AVX-512) Inside the ...
PDF
Open Source Interactive CPU Preview Rendering with Pixar's Universal Scene De...
PDF
Intel python 2017
PDF
Intel Distribution for Python - Scaling for HPC and Big Data
PDF
Reducing tco white paper rev5
PDF
Scalability for All: Unreal Engine* 4 with Intel
PDF
1 intro to_dpdk_and_hw
PDF
3 additional dpdk_theory(1)
PDF
Overview of Intel® Omni-Path Architecture
PPTX
Embree Ray Tracing Kernels | Overview and New Features | SIGGRAPH 2018 Tech S...
PPT
Simple Virtualization Overview
PPTX
Revisit DCA, PCIe TPH and DDIO
N(ot)-o(nly)-(Ha)doop - the DAG showdown
Unleash performance through parallelism - Intel® Math Kernel Library
Performance out of the box developers
Preparing Codes for Intel Knights Landing (KNL)
5 pipeline arch_rationale
Intel® MPI Library e OpenMP* - Intel Software Conference 2013
What are latest new features that DPDK brings into 2018?
6 profiling tools
Unleashing Intel® Advanced Vector Extensions 512 (Intel® AVX-512) Inside the ...
Open Source Interactive CPU Preview Rendering with Pixar's Universal Scene De...
Intel python 2017
Intel Distribution for Python - Scaling for HPC and Big Data
Reducing tco white paper rev5
Scalability for All: Unreal Engine* 4 with Intel
1 intro to_dpdk_and_hw
3 additional dpdk_theory(1)
Overview of Intel® Omni-Path Architecture
Embree Ray Tracing Kernels | Overview and New Features | SIGGRAPH 2018 Tech S...
Simple Virtualization Overview
Revisit DCA, PCIe TPH and DDIO
Ad

Similar to Intel Knights Landing Slides (20)

PDF
Driving Industrial InnovationOn the Path to Exascale
PDF
HPC DAY 2017 | Accelerating tomorrow's HPC and AI workflows with Intel Archit...
PDF
High Performance Computing: The Essential tool for a Knowledge Economy
PDF
Xeon E5 Making the Business Case PowerPoint
PPTX
E5 Intel Xeon Processor E5 Family Making the Business Case
PDF
Lynn Comp - Intel Big Data & Cloud Summit 2013 (2)
PDF
Intel® Xeon® Processor E5-2600 v3 Product Family Application Showcase - Telec...
PDF
Austin Cherian: Big data and HPC technologies - intel
PDF
Intel HPC Update
PDF
Intel® Xeon® Processor E5-2600 v3 Product Family Application Showcase - Fin...
PDF
Технологии Intel в центрах обработки данных
PPTX
Tackling Retail Technology Management Challenges at the Edge
PDF
HPC Facility Designing for next generation HPC systems Ram Nagappan Intel Final
PDF
O uso de tecnologias Intel na implantação de sistemas de alto desempenho
PDF
Inside story on Intel Data Center @ IDF 2013
PDF
Performance and scalability of Informix ultimate warehouse edtion on Intel Xe...
PDF
Intel® Xeon® Processor E5-2600 v3 Product Family Application Showcase - Data ...
PPTX
Xeon Azure Local Pitch Deck - 25Q1v3.pptx
PPTX
Internet of Things: Lightning Round, Sargent
PDF
INTEL® XEON® SCALABLE PROCESSORS
Driving Industrial InnovationOn the Path to Exascale
HPC DAY 2017 | Accelerating tomorrow's HPC and AI workflows with Intel Archit...
High Performance Computing: The Essential tool for a Knowledge Economy
Xeon E5 Making the Business Case PowerPoint
E5 Intel Xeon Processor E5 Family Making the Business Case
Lynn Comp - Intel Big Data & Cloud Summit 2013 (2)
Intel® Xeon® Processor E5-2600 v3 Product Family Application Showcase - Telec...
Austin Cherian: Big data and HPC technologies - intel
Intel HPC Update
Intel® Xeon® Processor E5-2600 v3 Product Family Application Showcase - Fin...
Технологии Intel в центрах обработки данных
Tackling Retail Technology Management Challenges at the Edge
HPC Facility Designing for next generation HPC systems Ram Nagappan Intel Final
O uso de tecnologias Intel na implantação de sistemas de alto desempenho
Inside story on Intel Data Center @ IDF 2013
Performance and scalability of Informix ultimate warehouse edtion on Intel Xe...
Intel® Xeon® Processor E5-2600 v3 Product Family Application Showcase - Data ...
Xeon Azure Local Pitch Deck - 25Q1v3.pptx
Internet of Things: Lightning Round, Sargent
INTEL® XEON® SCALABLE PROCESSORS
Ad

Recently uploaded (20)

PDF
Dropbox Q2 2025 Financial Results & Investor Presentation
PDF
Peak of Data & AI Encore- AI for Metadata and Smarter Workflows
PDF
Agricultural_Statistics_at_a_Glance_2022_0.pdf
DOCX
The AUB Centre for AI in Media Proposal.docx
PDF
KodekX | Application Modernization Development
PPTX
Digital-Transformation-Roadmap-for-Companies.pptx
PPTX
20250228 LYD VKU AI Blended-Learning.pptx
PDF
Bridging biosciences and deep learning for revolutionary discoveries: a compr...
PDF
Electronic commerce courselecture one. Pdf
PDF
Chapter 3 Spatial Domain Image Processing.pdf
PPTX
Understanding_Digital_Forensics_Presentation.pptx
PPT
“AI and Expert System Decision Support & Business Intelligence Systems”
PDF
How UI/UX Design Impacts User Retention in Mobile Apps.pdf
PDF
Approach and Philosophy of On baking technology
PDF
Diabetes mellitus diagnosis method based random forest with bat algorithm
PPTX
Detection-First SIEM: Rule Types, Dashboards, and Threat-Informed Strategy
PDF
TokAI - TikTok AI Agent : The First AI Application That Analyzes 10,000+ Vira...
PDF
7 ChatGPT Prompts to Help You Define Your Ideal Customer Profile.pdf
PDF
Unlocking AI with Model Context Protocol (MCP)
PPTX
Effective Security Operations Center (SOC) A Modern, Strategic, and Threat-In...
Dropbox Q2 2025 Financial Results & Investor Presentation
Peak of Data & AI Encore- AI for Metadata and Smarter Workflows
Agricultural_Statistics_at_a_Glance_2022_0.pdf
The AUB Centre for AI in Media Proposal.docx
KodekX | Application Modernization Development
Digital-Transformation-Roadmap-for-Companies.pptx
20250228 LYD VKU AI Blended-Learning.pptx
Bridging biosciences and deep learning for revolutionary discoveries: a compr...
Electronic commerce courselecture one. Pdf
Chapter 3 Spatial Domain Image Processing.pdf
Understanding_Digital_Forensics_Presentation.pptx
“AI and Expert System Decision Support & Business Intelligence Systems”
How UI/UX Design Impacts User Retention in Mobile Apps.pdf
Approach and Philosophy of On baking technology
Diabetes mellitus diagnosis method based random forest with bat algorithm
Detection-First SIEM: Rule Types, Dashboards, and Threat-Informed Strategy
TokAI - TikTok AI Agent : The First AI Application That Analyzes 10,000+ Vira...
7 ChatGPT Prompts to Help You Define Your Ideal Customer Profile.pdf
Unlocking AI with Model Context Protocol (MCP)
Effective Security Operations Center (SOC) A Modern, Strategic, and Threat-In...

Intel Knights Landing Slides

  • 1. Accelerating Insights… In the Technical Computing Transformation Dr. Rajeeb Hazra Vice President, Data Center Group General Manager, Technical Computing Group June 2014
  • 2. TOP500 Highlights 427 of 500 (85%) of all systems 111 of 114 (97%) of new systems Intel® Xeon PhiTM in Jun’14 list #1—TOP500 system #1—Intel® Xeon PhiTM Total Rmax > GPU’s Total Rmax PRACE ISC Award—2014 1st Sustained 1PFlop Real Science Performance on an IA-based System Use Intel processors Source: www.top.500.org
  • 3. The Democratization of HPC… A 20 Year Retrospective 108 105 $/FLOP 10 1994 1 2014 >15,000X IMPROVEMENT1 YEAR Pioneering Science High ROI Industry Innovations Beowulf Cluster *Source: Intel per socket estimate comparing Intel DX4TM processor (Beowulf) versus Intel® Xeon PhiTM (Knights Corner) Other brands and names are the property of their respective owners.
  • 4. HPC’s Next Stage New Usages HPC Cloud Service3D Printing New Access Other brands and names are the property of their respective owners. New Models Crowdsourcing
  • 5. ~9 years #500 to Single Socket Technology Waterfalls from the Top All Other Technical Computing Top 500 <15% >85% Performance Waterfall* #1 Top500 System to Single Socket *plus…..similar waterfalls for other capabilities in areas like fabrics, storage, software, … 6-8 years #1 to #500 Source: Top500.org and Intel Estimate of Top500 sockets as % of sum of analysts reports of HPC and branded Workstations sockets. Performance waterfall timelines based on TOP500.org statistics (#1-#500) and Intel estimate (#500 to projected Intel Knights Landing) Other brands and names are the property of their respective owners. % of sockets sold
  • 6. Unabated System Innovation At The Top Interconnect Memory & Storage Processor Performance Reliability and Resiliency Standard Programming Model for Parallelism Power Efficiency from
  • 7. All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. 1Over 3 Teraflops of peak theoretical double-precision performance is preliminary and based on current expectations of cores, clock frequency and floating point operations per cycle. FLOPS = cores x clock frequency x floating- point operations per second per cycle. . 2Modified version of Intel® Silvermont microarchitecture currently found in Intel® AtomTM processors. 3Modifications include AVX512 and 4 threads/core support. 4Projected peak theoretical single-thread performance relative to 1st Generation Intel® Xeon Phi™ Coprocessor 7120P (formerly codenamed Knights Corner). 5 Binary Compatible with Intel Xeon processors using Haswell Instruction Set (except TSX) . 6Projected results based on internal Intel analysis of Knights Landing memory vs Knights Corner (GDDR5). 7Projected result based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra high-bandwidth versus DDR4 memory only with all channels populated. Unveiling Details of Knights Landing (Next Generation Intel® Xeon Phi™ Products) 2nd half ’15 1st commercial systems 3+ TFLOPS1 In One Package Parallel Performance & Density On-Package Memory:  up to 16GB at launch  5X Bandwidth vs DDR47 Compute: Energy-efficient IA cores2  Microarchitecture enhanced for HPC3  3X Single Thread Performance vs Knights Corner4  Intel Xeon Processor Binary Compatible5  1/3X the Space6  5X Power Efficiency6 . . . . . . Integrated Fabric Intel® Silvermont Arch. Enhanced for HPC Processor Package Conceptual—Not Actual Package Layout … Platform Memory: DDR4 Bandwidth and Capacity Comparable to Intel® Xeon® Processors Jointly Developed with Micron Technology
  • 8. Intel® Omni Scale—The Next-Generation Fabric *OpenFabrics Alliance Other brands and names are the property of their respective owners INTEGRATION Intel® Omni Scale Fabric Intel® Omni Scale Fabric Future 14nm generation Starting with Knights Landing Intel® True Scale Fabric Upgrade Program Helps Your Transition Coming in ‘15 PCIe Adapters√ Edge Switches√ Open Software Tools* √ Director Systems√  Designed for Maximum Scalability  Rich Set of Programming Models  Flexible Configurations  End-to-End Solution Announcing Intel Silicon Photonics√
  • 9. The Future Is Here Knights Landing Supercomputer…the 1st of Many “Cori will provide a significant increase in capability for our users and will provide a platform for transitioning our very broad user community to many core architectures.” Sudip Dosanjh NERSC Director >9300 Knights Landing nodes “..a significant step in advancing supercomputing design toward the kinds of computing systems we expect to see in the next decade as we advance to exascale.” Steve Binkley Associate Director of the Office of Advanced Scientific Computing Research *Source: NERSC.gov announcement April 29, 2014 . DOE--National Energy Research Scientific Computing Center Other brands and names are the property of their respective owners Knights Landing: Next generation Intel® Xeon PhiTM processor and Intel® Xeon PhiTM coprocessor System name: Cori Next Generation Intel® Xeon Phi™ Products (Knights Landing)
  • 10. Modernizing Community Codes…Together AVBP (Large Eddy) Blast BUDE CAM-5 CASTEP Castep CESM CFSv2 CIRCAC AMBER CliPhi (COSMOS) COSA Cosmos codes DL-MESO DL-Poly ECHAM6 Elmer FrontFlow/Blue Code GADGET GAMESS-US GPAW Gromacs GS2 GTC Harmonie Ls1 MACPO Mardyn MPAS NEMO5 NWChemOpenflow OPENMP/ MPI Optimized integral Quantum Espresso R ROTOR SIM SeisSol, GADGET, SG++ SG++SU2UTBENCHVASPVISITWRF Other brands and names are the property of their respective owners. Intel® Parallel Computing Centers Plus…User Groups Forming
  • 12. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm Intel, Intel Xeon, Intel Xeon Phi™, Intel® Atom™ are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries. Copyright © 2014, Intel Corporation *Other brands and names may be claimed as the property of others. Intel does not control or audit the design or implementation of third party benchmark data or Web sites referenced in this document. Intel encourages all of its customers to visit the referenced Web sites or others where similar performance benchmark data are reported and confirm whether the referenced benchmark data are accurate and reflect performance of systems available for purchase.The cost reduction scenarios described in this document are intended to enable you to get a better understanding of how the purchase of a given Intel product, combined with a number of situation-specific variables, might affect your future cost and savings. Nothing in this document should be interpreted as either a promise of or contract for a given level of costs. Intel® Advanced Vector Extensions (Intel® AVX)* are designed to achieve higher throughput to certain integer and floating point operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel® Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you should consult your system manufacturer for more information. *Intel® Advanced Vector Extensions refers to Intel® AVX, Intel® AVX2 or Intel® AVX-512. For more information on Intel® Turbo Boost Technology 2.0, visit http://www.intel.com/go/turbo All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. Optimization Notice Intel’s compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2®, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804 Legal Disclaimer