control unit
Control unit of Basic Computer 
1. 
2. 
Hardwired Control : When the control signals are 
generated by hardware using conventional logic design techniques like gates,flip-flop, 
decoder and other digital circuit . 
• it has the advantage that it can be optimized to produce a fast mode of operation 
• Requires changes in the wiring among the various components 
Micro programmed Control : In the micro programmed organization 
the control information is stored in a control memory. 
• The control memory is programmed to initiate the required sequence of micro 
operations 
• In the Micro programmed control any required changes or modifications be done 
by updating the microprogram in control memory.
• Control Unit : Control unit in digital computer is to initiate 
sequence of microoperations 
• The control unit initiates a series of sequential steps of microoperation 
during any given time certain microoperation are to be initiated ,while 
other remain idle. 
• It consists of two decoders ,a sequence counter, a number of control logic 
gates. 
• An introduction read from memory is placed in the instruction register(IR). 
• The operation code in bits 12 through 14 are decoded with a 3 × 4 
decoder . 
• The eight output of the decoder are designated by the symbols D0 
through D7.
B 
L 
O 
C 
K 
D 
I 
A 
G 
R 
A 
M 
O 
F 
CU
Microprogrammed control organization 
A memory that is part of a control unit is called a control Memory. 
A computer that uses a microprogrammed control unit usually has two 
separate memories - 
1.Main memory 
2.Control memory. 
Main memory 
The main memory is available to the user for storing their programs. The 
contents of main memory may change when the data are manipulated and 
every time the program is changed. The user' program in main memory 
consists of machine instructions and data.
Microprogrammed control organization 
control memory holds a fixed microprogram that cannot be 
altered by the occasional user. usually a ROM, which stores all control 
information permanently 
Microprogram Sequencer 
A microprogram sequencer is the next address generator, as it determines the 
address sequence that is read from control memory. The address of the next 
microinstruction can be specified in several ways depending on the sequencer 
inputs. The functions of a microprogram sequencer are incrementing the control 
address register by one 
Control data register (DR) 
The control DR(data register) stores the present microinstruction while the next 
address is computed and read from memory. The data register is also called a 
pipeline register. It allows the execution of the microoperations specified by the 
control word simultaneously with the generation of the next microinstruction
Microprogrammed control organization 
Control Address Register holds the microinstruction read from memory. The 
Microinstruction contains a control word that specifies one or more 
microoperation for the data processor. 
Instruction Format 
Microinstruction format 
The 20 bits of the microinstruction are divided into four functional parts. 
The three fields F1, F2, and F3 specify microoperation for the computer. 
CD: Condition for Branching 
BR: Branch field 
AD: Address field
control unit
control unit
control unit
control unit
control unit
Selection of Address for control Memory
control unit
control unit
control unit
control unit
Addition and Subtraction 
We consider addition,subtraction,multiplication,and division 
for the following types of data: 
• Fixed-Point binary data in signed-magnitude 
representation 
• Fixed-Point binary data in signed-2’s compliment 
representation 
• Floating point binary data
Addition and Subtraction 
A processor has an arithmetic processor(as a sub part of 
it) that executes arithmetic operations. The data 
type, assumed to reside in processor, registers during 
the execution of an arithmetic instruction. Negative 
numbers may be in a signed magnitude or signed 
complement representation. 
There are three ways of representing negative fixed point 
- binary numbers 
1.signed magnitude, 
2. signed 1’s complement 
2. Signed 2’s complement. 
Most computers use the signed magnitude epresentation 
for the mantissa
Addition and Subtraction With Signed-Magnitude Data 
Addition and Subtraction With Signed-Magnitude Numbers
control unit
control unit
control unit
control unit
hardware implementation for signed magnitude 
addition and subtraction 
As and Bs is a sign flip-flop 
Output carry is transferred to flip-flop E 
AVF holdes the overflow bit
hardware implementation for signed magnitude 
addition and subtraction 
As and Bs is a sign flip-flop 
Output carry is transferred to flip-flop E 
AVF holdes the overflow bit
Flowchart for add and subtract operation
Addition and Subtraction With Signed-2’s Compliment 
Data
Addition and Subtraction With Signed-2’s 
Compliment Data 
• The leftmost bit of a binary number represents the sign : 0 to 
denote positive and 1 to denote negative. 
• If the sign bit is 1, then we represent number in 2's 
complement form. 
• Thus + 33 is represented as 00100000 and -33 as 
11011110. Note that 11011110 is the 2's complement of 
00100000 
• The addition of two numbers in signed 2's complement form 
by adding the numbers with the sign bits treated the same 
as the other bits of the number. We discard the carry of the 
sign-bit position. 
• The subtraction consists of first taking the 2's complement 
of the subtrahend and then adding it to the minuend.
• We can detect an overflow by inspecting the last 
two carries of the addition. When the two carries 
are applied to an exclusive-OR gate, the verflow 
is detected when the output of the gate is equal 
to 1.
control unit
Multiplication Algorithm 
Multiplication of two fixed-point binary numbers in signed magnitude representation
Hardware for Multiply operation
Multiplication Algorithm 
• The multiplier is stored in the register 
• and its sign in Qs. 
• The sequence counter SC is initially set bits in 
the multiplier. After forming each partial 
product the counter is decremented. When 
the content of the counter reaches zero, the 
product is complete and we stop the process.
control unit
control unit
control unit
Booth multiplication algorithm 
Booth algorithm needs examination of the multiplier bits and shifting of the 
partial product. Prior to the shifting, the multiplicand added to the partial 
product, subtracted from the partial product, or left unchanged by the 
following rules: 
1. The multiplicand is subtracted from the partial product when we get the first 
least significant 1 in a string of 1' in the multiplier. 
2. The multiplicand is added to the partial product when we get the first Q 
(provided that there was a previous 1) in a string of 0' in the multiplier. 
3. The partial product does not change when the multiplier bit is the same as 
the previous multiplier bit.
control unit
control unit
control unit
control unit

More Related Content

PPTX
Pipelining And Vector Processing
PPTX
Data Hazard and Solution for Data Hazard
PPTX
UNIT 3 - General Purpose Processors
PPTX
Presentation on risc pipeline
PPTX
Timing and control circuit
PPTX
RISC Vs CISC Computer architecture and design
PPT
Computer organisation
PPT
Unit 5 I/O organization
Pipelining And Vector Processing
Data Hazard and Solution for Data Hazard
UNIT 3 - General Purpose Processors
Presentation on risc pipeline
Timing and control circuit
RISC Vs CISC Computer architecture and design
Computer organisation
Unit 5 I/O organization

What's hot (20)

PPT
carry look ahead adder
PPT
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...
PPTX
Register transfer and micro-operation
PPTX
Target hardware debugging
PPTX
Basic Computer Organization and Design
PPTX
Modified booths algorithm part 1
PPT
Computer Organization and Architecture.
PPTX
Error Detection N Correction
PDF
Computer organisation -morris mano
PPT
Addressing modes
PPT
Instruction Set Architecture (ISA)
PPT
Microprogram Control
PPT
multiprocessors and multicomputers
PPT
Pipeline hazard
PDF
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
PPT
Addition and subtraction with signed magnitude data (mano
PPTX
Instruction codes
PPTX
Pipelining powerpoint presentation
PPTX
06 floating point
carry look ahead adder
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...
Register transfer and micro-operation
Target hardware debugging
Basic Computer Organization and Design
Modified booths algorithm part 1
Computer Organization and Architecture.
Error Detection N Correction
Computer organisation -morris mano
Addressing modes
Instruction Set Architecture (ISA)
Microprogram Control
multiprocessors and multicomputers
Pipeline hazard
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
Addition and subtraction with signed magnitude data (mano
Instruction codes
Pipelining powerpoint presentation
06 floating point
Ad

Viewers also liked (11)

PPTX
Handmade Community
DOCX
Cronograma de actividades
PDF
Matthew Schulz visual resumé
PDF
Donor Driven AG Strategies
PDF
SchwarzmanScholarsBrochure
PPTX
A Fisherman’s Tale
PDF
RESUME PALAK
PDF
Harvey mark 4.6
PDF
Cody Hunter Visual Resume
PDF
Impresa e innovazione parte 2
Handmade Community
Cronograma de actividades
Matthew Schulz visual resumé
Donor Driven AG Strategies
SchwarzmanScholarsBrochure
A Fisherman’s Tale
RESUME PALAK
Harvey mark 4.6
Cody Hunter Visual Resume
Impresa e innovazione parte 2
Ad

Similar to control unit (20)

DOCX
Control Units : Microprogrammed and Hardwired:control unit
PDF
CO Unit 3.pdf (Important chapter of coa)
PPTX
Unit II.pptx
PPTX
Module-2 gitam engineering college PPT.pptx
PPT
2.computer org.
PPTX
chapter3_CA.pptt nnnnnnnnnnnnnnnnnnnnnnn
PPTX
Presentation computer architechure (1)
PPTX
Computer Organisation and Architecture (COA)
PPTX
Computer architecture chapter 5 bca.pptx
PPTX
Control unit design
PDF
Compuer organizaion processing unit
PPTX
conrol_Unit_part_of_computer_architecture.pptx
PPTX
THE PROCESSOR
PPT
Digital-Unit-III.ppt
PDF
Unit 3 The processor
PPTX
20IT204-COA- Lecture 17.pptx
PDF
COMPUTER ORGANIZATION NOTES Unit 7
PDF
310471266 chapter-7-notes-computer-organization
PPTX
computer architecture
PPTX
Hardwires and Microprogrammed Control ,
Control Units : Microprogrammed and Hardwired:control unit
CO Unit 3.pdf (Important chapter of coa)
Unit II.pptx
Module-2 gitam engineering college PPT.pptx
2.computer org.
chapter3_CA.pptt nnnnnnnnnnnnnnnnnnnnnnn
Presentation computer architechure (1)
Computer Organisation and Architecture (COA)
Computer architecture chapter 5 bca.pptx
Control unit design
Compuer organizaion processing unit
conrol_Unit_part_of_computer_architecture.pptx
THE PROCESSOR
Digital-Unit-III.ppt
Unit 3 The processor
20IT204-COA- Lecture 17.pptx
COMPUTER ORGANIZATION NOTES Unit 7
310471266 chapter-7-notes-computer-organization
computer architecture
Hardwires and Microprogrammed Control ,

Recently uploaded (20)

PDF
Categorization of Factors Affecting Classification Algorithms Selection
PDF
Soil Improvement Techniques Note - Rabbi
PDF
null (2) bgfbg bfgb bfgb fbfg bfbgf b.pdf
PPTX
6ME3A-Unit-II-Sensors and Actuators_Handouts.pptx
PDF
Visual Aids for Exploratory Data Analysis.pdf
PPTX
introduction to high performance computing
PPTX
ASME PCC-02 TRAINING -DESKTOP-NLE5HNP.pptx
PDF
August 2025 - Top 10 Read Articles in Network Security & Its Applications
PPTX
"Array and Linked List in Data Structures with Types, Operations, Implementat...
PDF
August -2025_Top10 Read_Articles_ijait.pdf
PDF
BIO-INSPIRED ARCHITECTURE FOR PARSIMONIOUS CONVERSATIONAL INTELLIGENCE : THE ...
PDF
ChapteR012372321DFGDSFGDFGDFSGDFGDFGDFGSDFGDFGFD
PPTX
Current and future trends in Computer Vision.pptx
PDF
Level 2 – IBM Data and AI Fundamentals (1)_v1.1.PDF
PDF
Design Guidelines and solutions for Plastics parts
PPTX
tack Data Structure with Array and Linked List Implementation, Push and Pop O...
PPTX
communication and presentation skills 01
PDF
Exploratory_Data_Analysis_Fundamentals.pdf
PDF
Influence of Green Infrastructure on Residents’ Endorsement of the New Ecolog...
PDF
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
Categorization of Factors Affecting Classification Algorithms Selection
Soil Improvement Techniques Note - Rabbi
null (2) bgfbg bfgb bfgb fbfg bfbgf b.pdf
6ME3A-Unit-II-Sensors and Actuators_Handouts.pptx
Visual Aids for Exploratory Data Analysis.pdf
introduction to high performance computing
ASME PCC-02 TRAINING -DESKTOP-NLE5HNP.pptx
August 2025 - Top 10 Read Articles in Network Security & Its Applications
"Array and Linked List in Data Structures with Types, Operations, Implementat...
August -2025_Top10 Read_Articles_ijait.pdf
BIO-INSPIRED ARCHITECTURE FOR PARSIMONIOUS CONVERSATIONAL INTELLIGENCE : THE ...
ChapteR012372321DFGDSFGDFGDFSGDFGDFGDFGSDFGDFGFD
Current and future trends in Computer Vision.pptx
Level 2 – IBM Data and AI Fundamentals (1)_v1.1.PDF
Design Guidelines and solutions for Plastics parts
tack Data Structure with Array and Linked List Implementation, Push and Pop O...
communication and presentation skills 01
Exploratory_Data_Analysis_Fundamentals.pdf
Influence of Green Infrastructure on Residents’ Endorsement of the New Ecolog...
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems

control unit

  • 2. Control unit of Basic Computer 1. 2. Hardwired Control : When the control signals are generated by hardware using conventional logic design techniques like gates,flip-flop, decoder and other digital circuit . • it has the advantage that it can be optimized to produce a fast mode of operation • Requires changes in the wiring among the various components Micro programmed Control : In the micro programmed organization the control information is stored in a control memory. • The control memory is programmed to initiate the required sequence of micro operations • In the Micro programmed control any required changes or modifications be done by updating the microprogram in control memory.
  • 3. • Control Unit : Control unit in digital computer is to initiate sequence of microoperations • The control unit initiates a series of sequential steps of microoperation during any given time certain microoperation are to be initiated ,while other remain idle. • It consists of two decoders ,a sequence counter, a number of control logic gates. • An introduction read from memory is placed in the instruction register(IR). • The operation code in bits 12 through 14 are decoded with a 3 × 4 decoder . • The eight output of the decoder are designated by the symbols D0 through D7.
  • 4. B L O C K D I A G R A M O F CU
  • 5. Microprogrammed control organization A memory that is part of a control unit is called a control Memory. A computer that uses a microprogrammed control unit usually has two separate memories - 1.Main memory 2.Control memory. Main memory The main memory is available to the user for storing their programs. The contents of main memory may change when the data are manipulated and every time the program is changed. The user' program in main memory consists of machine instructions and data.
  • 6. Microprogrammed control organization control memory holds a fixed microprogram that cannot be altered by the occasional user. usually a ROM, which stores all control information permanently Microprogram Sequencer A microprogram sequencer is the next address generator, as it determines the address sequence that is read from control memory. The address of the next microinstruction can be specified in several ways depending on the sequencer inputs. The functions of a microprogram sequencer are incrementing the control address register by one Control data register (DR) The control DR(data register) stores the present microinstruction while the next address is computed and read from memory. The data register is also called a pipeline register. It allows the execution of the microoperations specified by the control word simultaneously with the generation of the next microinstruction
  • 7. Microprogrammed control organization Control Address Register holds the microinstruction read from memory. The Microinstruction contains a control word that specifies one or more microoperation for the data processor. Instruction Format Microinstruction format The 20 bits of the microinstruction are divided into four functional parts. The three fields F1, F2, and F3 specify microoperation for the computer. CD: Condition for Branching BR: Branch field AD: Address field
  • 13. Selection of Address for control Memory
  • 18. Addition and Subtraction We consider addition,subtraction,multiplication,and division for the following types of data: • Fixed-Point binary data in signed-magnitude representation • Fixed-Point binary data in signed-2’s compliment representation • Floating point binary data
  • 19. Addition and Subtraction A processor has an arithmetic processor(as a sub part of it) that executes arithmetic operations. The data type, assumed to reside in processor, registers during the execution of an arithmetic instruction. Negative numbers may be in a signed magnitude or signed complement representation. There are three ways of representing negative fixed point - binary numbers 1.signed magnitude, 2. signed 1’s complement 2. Signed 2’s complement. Most computers use the signed magnitude epresentation for the mantissa
  • 20. Addition and Subtraction With Signed-Magnitude Data Addition and Subtraction With Signed-Magnitude Numbers
  • 25. hardware implementation for signed magnitude addition and subtraction As and Bs is a sign flip-flop Output carry is transferred to flip-flop E AVF holdes the overflow bit
  • 26. hardware implementation for signed magnitude addition and subtraction As and Bs is a sign flip-flop Output carry is transferred to flip-flop E AVF holdes the overflow bit
  • 27. Flowchart for add and subtract operation
  • 28. Addition and Subtraction With Signed-2’s Compliment Data
  • 29. Addition and Subtraction With Signed-2’s Compliment Data • The leftmost bit of a binary number represents the sign : 0 to denote positive and 1 to denote negative. • If the sign bit is 1, then we represent number in 2's complement form. • Thus + 33 is represented as 00100000 and -33 as 11011110. Note that 11011110 is the 2's complement of 00100000 • The addition of two numbers in signed 2's complement form by adding the numbers with the sign bits treated the same as the other bits of the number. We discard the carry of the sign-bit position. • The subtraction consists of first taking the 2's complement of the subtrahend and then adding it to the minuend.
  • 30. • We can detect an overflow by inspecting the last two carries of the addition. When the two carries are applied to an exclusive-OR gate, the verflow is detected when the output of the gate is equal to 1.
  • 32. Multiplication Algorithm Multiplication of two fixed-point binary numbers in signed magnitude representation
  • 34. Multiplication Algorithm • The multiplier is stored in the register • and its sign in Qs. • The sequence counter SC is initially set bits in the multiplier. After forming each partial product the counter is decremented. When the content of the counter reaches zero, the product is complete and we stop the process.
  • 38. Booth multiplication algorithm Booth algorithm needs examination of the multiplier bits and shifting of the partial product. Prior to the shifting, the multiplicand added to the partial product, subtracted from the partial product, or left unchanged by the following rules: 1. The multiplicand is subtracted from the partial product when we get the first least significant 1 in a string of 1' in the multiplier. 2. The multiplicand is added to the partial product when we get the first Q (provided that there was a previous 1) in a string of 0' in the multiplier. 3. The partial product does not change when the multiplier bit is the same as the previous multiplier bit.