SlideShare a Scribd company logo
LINEAR SELECT MEMORY
ORGANIZATION
PRESENTED BY
GHOLAMREZA KAKAMANSHADI
PANJAB UNIVERSITY, CHD, INDIA
Aug,2014
• In any memory there must be a basic memory cell.
• A basic memory cell is consist of an RS Flip-Flop with
associated control circuitry.
• The binary cell has three line inputs and one output.
• The select input enables the cell for reading or writing
and the read/write input determines the cell operation
when it is selected.
Memory Cell Operation
Basic memory cell
S Q
Flip
Flop
R Q
Select
Input
Write
Output
Basic memory cell will be drawn as
S
I o
W
Note:
To use this cell in a memory
Technique Select cells by Memory address register
Method to control selected cells written into or read from
S R State of flip-flop after clock
( Q )
0 0 Unchanged
0 1 0
1 0 1
1 1 Not used
S R Q
0 1 0
1 0 1
Q=S
R S FLIP FLOP
Basic memory cell
S Q
R Q
Select
Input
Write
Output
If Write =1 & Select = 1
Write Input into Q
1
1
1
1
1
0
1
0
1
Basic memory cell
S Q
R Q
Select
Input
Write
Output
If Write =0 & Select=1
S=R=0 OUT= Q
We read from
0
0
1
1
0
1
0
0
1
1
1
1
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
00
01
10
11
s
R
s
R
decoder
Data Input
MAR1
MAR2
Two flip-flop
in MAR
I1 I2 I3
Fig. A basic memory organization for
Linear select IC memory
Read
Write
Data OutputO1 O2 O3
Four address memory with 3 bits per word.
The MAR selects the memory cells (Flip-Flop) to be
read from or written into through a decoder which
selects three Flip-Flop for each address that can be
in the memory address register.
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
00
01
10
11
s
R
s
R
decoder
MAR1
MAR2
Data Output
I1 I2 I3
O1 O2 O3
Read
Write
Bit 1 Bit 2 Bit 3
Word 1
Word 2
Word 3
Word 4
There are four words and each row of three
memory cells comprises a word.
At any given time the MAR selects a word in
memory.
If the READ line is a 1 , the contents of the three
cells in the selected word are READ out on the
O1, O2,O3 lines.
If the write line is a 1, the value on I1, I2, I3, are
read into the memory.
Example :
• If the second row in the memory contains 110
in the three memory cells and if MAR contains
01 , then the second out put line from the
decoder will be 1, and the input gates and
output gates to these three memory cells will
be selected.
• If the READ line is a 1, then the outputs from
the three memory cells in the second row will
be 110 to the AND gates at bottom of the fig.
So output of the memory will be 110
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
00
01
10
11
s
R
s
R
decoder
MAR1
MAR2
Data Output
I1 I2 I3
O1 O2 O3
Read
Write
1 1 0
01
0
1
1
1
1 1 0
• If the write line is a 1 and the MAR again
contains 01, the second row of flip-flops will
have selected input. Then the input value on
I1,I2,I3, will be read into the flip-flops in the
second row.
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
S
I o
W
00
01
10
11
s
R
s
R
decoder
MAR1
MAR2
Data Output
I1 I2 I3
O1 O2 O3
Read
Write
1 0 1
01
0
1
1
1
1 0 1
There is only one problem with the memory:
its complexity
The basic memory cell is complicated, and for
large memories the decoder will be large.
The End

More Related Content

DOC
8086 handout for chapter one and two
PPTX
Interfacing address
DOCX
PPTX
Flagsregistor
PPT
Pin8086
PPTX
PPTX
Chapter6 2
PPTX
Presentation on 8086 microprocessor
8086 handout for chapter one and two
Interfacing address
Flagsregistor
Pin8086
Chapter6 2
Presentation on 8086 microprocessor

Viewers also liked (7)

PPT
Organizing
PPTX
AI- memory organisation systems
PPT
Memory Organization
PPTX
Flip flops
PPT
Memory organization of 8051
PPT
Static and Dynamic Read/Write memories
PPT
Basics Of Semiconductor Memories
Organizing
AI- memory organisation systems
Memory Organization
Flip flops
Memory organization of 8051
Static and Dynamic Read/Write memories
Basics Of Semiconductor Memories
Ad

Similar to 2)linear select memory organization (20)

PPTX
digital logic design: random Access Memory.pptx
PPT
Memory systems n
PDF
Memory Organization | Computer Fundamental and Organization
PPTX
RAM Design
PDF
bec306c Computer Architecture and Organization
PPT
Lec17 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Me...
PPT
Computer Organisation and Architecture
PDF
PPTX
Semiconductor Memory
PPTX
DE-UNIT-V MEMORY DEVICES AND DIGITAL INTEGRATED CIRCUITS
PDF
EC8392 -DIGITAL ELECTRONICS -II YEAR ECE-by S.SESHA VIDHYA /ASP/ ECE/ RMKCET
PDF
Digital design slides for engineering
PPT
Module4
PPTX
Basic computer organization design
PDF
Digital logic and microprocessors
PPTX
Computer System and Architecture
PPTX
Basic computer organisation design
PPT
Lcdf3_chap_09 has been the subject for.ppt
PPT
memory basics by presentation explanation.ppt
PPTX
unit 5 M PROGRAMMBLE LOGIC DEVICES (1).pptx
digital logic design: random Access Memory.pptx
Memory systems n
Memory Organization | Computer Fundamental and Organization
RAM Design
bec306c Computer Architecture and Organization
Lec17 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Me...
Computer Organisation and Architecture
Semiconductor Memory
DE-UNIT-V MEMORY DEVICES AND DIGITAL INTEGRATED CIRCUITS
EC8392 -DIGITAL ELECTRONICS -II YEAR ECE-by S.SESHA VIDHYA /ASP/ ECE/ RMKCET
Digital design slides for engineering
Module4
Basic computer organization design
Digital logic and microprocessors
Computer System and Architecture
Basic computer organisation design
Lcdf3_chap_09 has been the subject for.ppt
memory basics by presentation explanation.ppt
unit 5 M PROGRAMMBLE LOGIC DEVICES (1).pptx
Ad

Recently uploaded (20)

PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PPTX
web development for engineering and engineering
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PPTX
UNIT 4 Total Quality Management .pptx
PPTX
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
PDF
composite construction of structures.pdf
PPTX
Geodesy 1.pptx...............................................
PDF
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
PDF
III.4.1.2_The_Space_Environment.p pdffdf
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PPTX
Current and future trends in Computer Vision.pptx
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PDF
Well-logging-methods_new................
PPT
Project quality management in manufacturing
PPTX
Artificial Intelligence
PPTX
Fundamentals of safety and accident prevention -final (1).pptx
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
web development for engineering and engineering
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
UNIT 4 Total Quality Management .pptx
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
composite construction of structures.pdf
Geodesy 1.pptx...............................................
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
III.4.1.2_The_Space_Environment.p pdffdf
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
Embodied AI: Ushering in the Next Era of Intelligent Systems
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
Current and future trends in Computer Vision.pptx
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Well-logging-methods_new................
Project quality management in manufacturing
Artificial Intelligence
Fundamentals of safety and accident prevention -final (1).pptx
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx

2)linear select memory organization

  • 1. LINEAR SELECT MEMORY ORGANIZATION PRESENTED BY GHOLAMREZA KAKAMANSHADI PANJAB UNIVERSITY, CHD, INDIA Aug,2014
  • 2. • In any memory there must be a basic memory cell. • A basic memory cell is consist of an RS Flip-Flop with associated control circuitry. • The binary cell has three line inputs and one output. • The select input enables the cell for reading or writing and the read/write input determines the cell operation when it is selected.
  • 4. Basic memory cell S Q Flip Flop R Q Select Input Write Output
  • 5. Basic memory cell will be drawn as S I o W Note: To use this cell in a memory Technique Select cells by Memory address register Method to control selected cells written into or read from
  • 6. S R State of flip-flop after clock ( Q ) 0 0 Unchanged 0 1 0 1 0 1 1 1 Not used S R Q 0 1 0 1 0 1 Q=S R S FLIP FLOP
  • 7. Basic memory cell S Q R Q Select Input Write Output If Write =1 & Select = 1 Write Input into Q 1 1 1 1 1 0 1 0 1
  • 8. Basic memory cell S Q R Q Select Input Write Output If Write =0 & Select=1 S=R=0 OUT= Q We read from 0 0 1 1 0 1 0 0 1 1 1 1
  • 9. S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W 00 01 10 11 s R s R decoder Data Input MAR1 MAR2 Two flip-flop in MAR I1 I2 I3 Fig. A basic memory organization for Linear select IC memory Read Write Data OutputO1 O2 O3
  • 10. Four address memory with 3 bits per word. The MAR selects the memory cells (Flip-Flop) to be read from or written into through a decoder which selects three Flip-Flop for each address that can be in the memory address register.
  • 11. S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W 00 01 10 11 s R s R decoder MAR1 MAR2 Data Output I1 I2 I3 O1 O2 O3 Read Write Bit 1 Bit 2 Bit 3 Word 1 Word 2 Word 3 Word 4
  • 12. There are four words and each row of three memory cells comprises a word. At any given time the MAR selects a word in memory. If the READ line is a 1 , the contents of the three cells in the selected word are READ out on the O1, O2,O3 lines. If the write line is a 1, the value on I1, I2, I3, are read into the memory.
  • 13. Example : • If the second row in the memory contains 110 in the three memory cells and if MAR contains 01 , then the second out put line from the decoder will be 1, and the input gates and output gates to these three memory cells will be selected.
  • 14. • If the READ line is a 1, then the outputs from the three memory cells in the second row will be 110 to the AND gates at bottom of the fig. So output of the memory will be 110
  • 15. S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W 00 01 10 11 s R s R decoder MAR1 MAR2 Data Output I1 I2 I3 O1 O2 O3 Read Write 1 1 0 01 0 1 1 1 1 1 0
  • 16. • If the write line is a 1 and the MAR again contains 01, the second row of flip-flops will have selected input. Then the input value on I1,I2,I3, will be read into the flip-flops in the second row.
  • 17. S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W S I o W 00 01 10 11 s R s R decoder MAR1 MAR2 Data Output I1 I2 I3 O1 O2 O3 Read Write 1 0 1 01 0 1 1 1 1 0 1
  • 18. There is only one problem with the memory: its complexity The basic memory cell is complicated, and for large memories the decoder will be large.