C8051F044
                                                25 MIPS, 64 kB Flash, 10-Bit ADC, 100-Pin Mixed-Signal MCU


Analog Peripherals                                                                            High-Speed 8051 µC Core
10-Bit ADC                                                                                    -   Pipelined instruction architecture; executes 70% of instructions in 1 or 2
-   ±1 LSB INL; guaranteed monotonic                                                              system clocks
-   Programmable throughput up to 100 ksps                                                    -   Up to 25 MIPS throughput with 25 MHz system clock
-   13 external inputs; programmable as single-ended or differential                          -   Expanded interrupt handler
-   Programmable amplifier gain: 16, 8, 4, 2, 1, 0.5                                          Memory
-   Data-dependent windowed interrupt generator                                               -   4352 bytes data RAM
-   Built-in temperature sensor (±3 °C)                                                       -   64 kB Flash; in-system programmable in 512-byte sectors (512 bytes
High-Voltage Differential Amplifier                                                               are reserved)
-   60 V common mode input range
                                                                                              -   External parallel data memory interface
-   Offset adjust from –60 to +60 V                                                           CAN Bus 2.0B
-   16 gain settings from 0.05 to 16                                                          -   32 message objects
Three Comparators                                                                             -   ”Mailbox" implementation only interrupts CPU when needed
Internal Voltage Reference                                                                    Digital Peripherals
Precision VDD Monitor/Brown-out Detector                                                      -   64 port I/O; all are 5 V tolerant
On-Chip JTAG Debug & Boundary Scan                                                            -   Hardware SMBus™ (I2C™ compatible), SPI™, and two UART serial
-   On-chip debug circuitry facilitates full speed, non-intrusive in-system                       ports available concurrently
    debug (no emulator required)                                                              -   Programmable 16-bit counter array with 6 capture/compare modules
-   Provides breakpoints, single stepping, watchpoints, stack monitor, pro-                   -   5 general-purpose 16-bit counter/timers
    gram trace memory                                                                         -   Dedicated watchdog timer; bidirectional reset
-   Inspect/modify memory and registers                                                       -   Real-time clock mode using timer 3 or PCA
-   Superior performance to emulation systems using ICE-chips, target                         Clock Sources
    pods, and sockets
-   IEEE1149.1 compliant boundary scan                                                        -   Internal programmable 2% oscillator: up to 25 MHz
Supply Voltage: 2.7 to 3.6 V                                                                  -   External oscillator: Crystal, RC, C, or Clock

-   Typical operating current: 10 mA at 25 MHz
                                                                                              Package
-   Multiple power saving sleep and shutdown modes                                            -   100-pin TQFP (standard lead and lead-free packages)
Temperature Range: –40 to +85 °C                                                              Ordering Part Numbers
                                                                                              -   Lead-free package: C8051F044-GQ
                                                                                              -   Standard package: C8051F044

       VDD
       VDD             Digital Power
                                                                                                           UART0                                          P0           P0.0

                                                                           8
       VDD
      DGND                                                                                                 UART1                                          Drv          P0.7
      DGND
      DGND
                                                                                  SFR Bus                  SMBus                         C
       AV+
       AV+             Analog Power                                        0                               SPI Bus
                                                                                                                                         R                P1           P1.0
       AV+                                                                                                                               O                Drv          P1.7
      AGND
      AGND
      AGND
                                                                           5                                PCA
                                                                                                            Timers
                                                                                                                                         S
                                                                                                                                         S                             P2.0/CPx
        TCK
        TMS
         TDI
                         JTAG
                         Logic
                                       Boundary Scan
                                          Debug HW
                                                                           1                               0,1,2,3,4
                                                                                                                                         B
                                                                                                                                         A
                                                                                                                                                          P2
                                                                                                                                                          Drv          P2.7/CPx
        TDO                                                                                                  Port
        RST                                                      Reset              64 kB                  0,1,2,3                       R
                                                                                                             &4                                                        P3.0/AINAMUX0
                                                                                   FLASH                                                                  P3
                                                                                                           Latches                                        Drv
     MONEN
                     VDD
                     Monitor
                                          WDT                              C       32x136
                                                                                                                                                                       P3.7/AINAMUX7

                                                                                                            CAN                                                        CANTX

      XTAL1
      XTAL2
                    External
                    Oscillator
                                                                           o      CANRAM
                                                                                                            2.0B                                                       CANRX

                     Circuit                                                       256 byte
                                                                           r
                                                                 System
                                                                 Clock
       VREF                   VREF
                                                                                    RAM


                                                 Internal
                                                                           e         4 kB
                                                                                    XRAM                                                              +
                                                                                                                                                                P2.0
                                                                                                                                        CP0                     P2.1
                                                   2%                                                                                                 -
                                                                                                                                                                P2.2
                                                Oscillator                                                                                        +
                                                                                                                                  CP1                           P2.3
                                                                                                                                                  -
                                                                                                                                                                P2.4
                                                                                                                                              +
                                                                                                                            CP2                                 P2.5
      VREF0                                                                                                                                   -

      AIN0.0
      AIN0.1
      AIN0.2
      AIN0.3                                                                                                                                                           P4.0
                         A                                ADC                                                 Port 4 <from crossbar>                              P4   P4.4
                         M         Prog
                                                       100 ksps                                                                                                  DRV   P4.5/ALE
                         U         Gain
                                                                               External Data Memory Bus       Bus Control
                                                                                                                                          Ctrl Latch
                                                                                                                                                                       P4.6/RD
                         X                              (10-Bit)                                                                                                       P4.7/WR
                                                                                                                                         P5 Latch                      P5.0/A0
                                                                                                                                                                  P5
                                                                                                              Address [15:0]
                                  TEMP
                                 SENSOR                                                                                                  Addr [7:0]              DRV   P5.7/A7
                                                             A                                                                           P6 Latch                      P6.0/A8
                                                                                                                                                                  P6
                                                             M       8:2
                                                                                                                                         Addr [15:8]             DRV   P6.7/A15
                                                             U
                                                             X                                                                                                         P7.0/D0
     HVAIN+                                                                                                                              P7 Latch                 P7
                      HVAMP                                                                                    Data [7:0]                                        DRV
                                                                                                                                         Data Latch                    P7.7/D7
      HVAIN-
     HVREF
     HVCAP




CAN 2.0B                                                            Copyright © 2005 by Silicon Laboratories                                                                  5.5.2005
C8051F044
                                  25 MIPS, 64 kB Flash, 10-Bit ADC, 100-Pin Mixed-Signal MCU


Selected Electrical Specifications
(TA = –40 to +85 C°, VDD = 2.7 V unless otherwise specified)

             Parameter                                    Conditions                       Min      Typ           Max            Units
Global Characteristics
Supply Voltage                                                                              2.7      —             3.6             V
Supply Current with                 Clock = 25 MHz                                          —        10            —              mA
CPU active                          Clock = 1 MHz                                                    0.5                          mA
                                    Clock = 32 kHz; VDD Monitor Enabled                              20                           µA
Supply Current (shutdown)           Oscillator off; VDD Monitor Disabled                    —        0.1           —              µA
Clock Frequency Range                                                                       DC       —             25             MHz
A/D Converter
Resolution                                                                                  —        10            —              bits
Integral Nonlinearity                                                                       —        —             ±1             LSB
Differential Nonlinearity           Guaranteed Monotonic                                                           ±1             LSB
Signal-to-Noise Plus                                                                        59       —             —              dB
Distortion
Throughput Rate                                                                             —        —            100             ksps
Input Voltage Range                                                                         0        —           VREF              V
Comparators
Supply Current                      (each Comparator)                                       —        1.5           —              µA
Response Time                       (CP+ – CP-) = 100 mV                                    —         4            —               µs




Package Information                                                                C8051F040DK Development Kit
                          D                                     MIN NOM MAX
                          D1                                   (mm) (mm) (mm)

                                                          A     -    -      1.20

                                                          A1 0.05    -      0.15

                                                          A2 0.95 1.00 1.05

                                                          b 0.17 0.22 0.27

                                                          D     -   16.00    -

                                                 E1   E   D1    -   14.00    -

                                                          e     -   0.50     -

                                                          E     -   16.00    -

                                                          E1    -   14.00    -
  100

   PIN 1
DESIGNATOR
             1


        A2       e

                                             A

                      b                 A1




CAN 2.0B                                         Copyright © 2005 by Silicon Laboratories                                        5.5.2005
                               Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
             Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders

More Related Content

PDF
P89 lpc920 921_922_9221
PDF
BlueOptics Bo31j15680dc 10gbase-zr xfp transceiver 1550nm 80km singlemode lc ...
DOC
RFID PROJECTS ABSTRACT LIST-Rfid based access control and staff attendence ma...
PDF
PDF
Webinar: Wearables - Apresentando um diagrama de blocos e componentes chaves
PDF
5808spec
PDF
Vertx v2000 ds_en
PPT
Nortech Door Controllers - crc220 network installation
P89 lpc920 921_922_9221
BlueOptics Bo31j15680dc 10gbase-zr xfp transceiver 1550nm 80km singlemode lc ...
RFID PROJECTS ABSTRACT LIST-Rfid based access control and staff attendence ma...
Webinar: Wearables - Apresentando um diagrama de blocos e componentes chaves
5808spec
Vertx v2000 ds_en
Nortech Door Controllers - crc220 network installation

What's hot (17)

PDF
Switcher
PDF
Fire Lite Ms 9200 Udls
PDF
Blueoptics bo01c152c0 1000base-zx gbic transceiver 1550nm 120 kilometer singl...
PDF
Ia ec700-c-r1
PDF
Robokits gps 01
PDF
Folheto BCL 21 e 22
PDF
Original Microcontroller IC R5F104BDA R5F 104BDA 104 New
PDF
An 835 0
PDF
Data sheet en_us_1868002443
PDF
Bo76jxx280d 10gbase cwdm x2 transceiver 80 kilometer singlemode sc-duplex 10_...
PDF
AD7524 8-Bit DAC Datasheet
PPT
io-esd
PDF
5808spec
PDF
Bdcom s2508 b hardware installation manual
PDF
Bo76jxx210d 10gbase cwdm x2 transceiver 1271nm-1451nm 10km singlemode sc_dupl...
PDF
Product Brief Mini Dsp Kit Balanced
PDF
25l8005
Switcher
Fire Lite Ms 9200 Udls
Blueoptics bo01c152c0 1000base-zx gbic transceiver 1550nm 120 kilometer singl...
Ia ec700-c-r1
Robokits gps 01
Folheto BCL 21 e 22
Original Microcontroller IC R5F104BDA R5F 104BDA 104 New
An 835 0
Data sheet en_us_1868002443
Bo76jxx280d 10gbase cwdm x2 transceiver 80 kilometer singlemode sc-duplex 10_...
AD7524 8-Bit DAC Datasheet
io-esd
5808spec
Bdcom s2508 b hardware installation manual
Bo76jxx210d 10gbase cwdm x2 transceiver 1271nm-1451nm 10km singlemode sc_dupl...
Product Brief Mini Dsp Kit Balanced
25l8005
Ad

Viewers also liked (20)

DOC
Zaragoza turismo-52
PDF
Senior Capstone - Nasogastruc Intubation Training
PPT
Rmls Data 1 22 08
PPTX
Implicit Sentiment Mining in Twitter Streams
DOCX
Presentacion de portafolio
DOCX
Pramod resume
PDF
Responsive Design mit Drupal
PDF
New strategies for attacking deferred maintenance december 2012
PDF
America's Least Affordable Places to Live
PDF
Q3 2014 Investor Factbook
XLS
Daneia Apografh Draseon
DOC
Zaragoza turismo-100
PPT
Daniel Hibbert - Reward in Local Government - PPMA Seminar April 2012
TXT
지리산콘도 미국비자신청방법
PDF
議題設定與公眾決策
PDF
Ipsos sack ministers survey april 2015
PPT
Social media in higher ed may 2010
PDF
Generation Y Study In China Whitepaper
PPTX
Relocating For Work?
PPTX
Devoxx France 2015 - UX : Le Poids des Mots - 1.1
Zaragoza turismo-52
Senior Capstone - Nasogastruc Intubation Training
Rmls Data 1 22 08
Implicit Sentiment Mining in Twitter Streams
Presentacion de portafolio
Pramod resume
Responsive Design mit Drupal
New strategies for attacking deferred maintenance december 2012
America's Least Affordable Places to Live
Q3 2014 Investor Factbook
Daneia Apografh Draseon
Zaragoza turismo-100
Daniel Hibbert - Reward in Local Government - PPMA Seminar April 2012
지리산콘도 미국비자신청방법
議題設定與公眾決策
Ipsos sack ministers survey april 2015
Social media in higher ed may 2010
Generation Y Study In China Whitepaper
Relocating For Work?
Devoxx France 2015 - UX : Le Poids des Mots - 1.1
Ad

Similar to 8051f044 (20)

PDF
PDF
Stm32 f103ve Datasheet
PDF
Ad9850
PDF
Ad9850
PDF
As3977 Datasheet R3 D4
PDF
At90usb64x at90usb128x userguide
PDF
Icom v82 service manual
PDF
Mt8880 Pk77
PDF
At mega16 summary
PPT
Challenges in mixed signal
PPTX
Alive human detector
PDF
Sears Point Racetrack
PDF
Mpc5121 econfs
PDF
Digital module simatic s7 400
PDF
USB Training - Silicon Labs -
PDF
IGEP COM MODULE
PDF
PDF
Stm32 f103ve Datasheet
Ad9850
Ad9850
As3977 Datasheet R3 D4
At90usb64x at90usb128x userguide
Icom v82 service manual
Mt8880 Pk77
At mega16 summary
Challenges in mixed signal
Alive human detector
Sears Point Racetrack
Mpc5121 econfs
Digital module simatic s7 400
USB Training - Silicon Labs -
IGEP COM MODULE

Recently uploaded (20)

PDF
FOISHS ANNUAL IMPLEMENTATION PLAN 2025.pdf
PDF
Myanmar Dental Journal, The Journal of the Myanmar Dental Association (2013).pdf
PPTX
Computer Architecture Input Output Memory.pptx
PDF
Climate and Adaptation MCQs class 7 from chatgpt
PDF
David L Page_DCI Research Study Journey_how Methodology can inform one's prac...
PPTX
A powerpoint presentation on the Revised K-10 Science Shaping Paper
PPTX
Education and Perspectives of Education.pptx
PDF
Journal of Dental Science - UDMY (2022).pdf
PDF
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
PDF
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 2).pdf
PDF
Hazard Identification & Risk Assessment .pdf
PDF
Complications of Minimal Access-Surgery.pdf
PPTX
Module on health assessment of CHN. pptx
PDF
Skin Care and Cosmetic Ingredients Dictionary ( PDFDrive ).pdf
PDF
LIFE & LIVING TRILOGY - PART - (2) THE PURPOSE OF LIFE.pdf
PDF
semiconductor packaging in vlsi design fab
PDF
Τίμαιος είναι φιλοσοφικός διάλογος του Πλάτωνα
PDF
CRP102_SAGALASSOS_Final_Projects_2025.pdf
PDF
Literature_Review_methods_ BRACU_MKT426 course material
PDF
International_Financial_Reporting_Standa.pdf
FOISHS ANNUAL IMPLEMENTATION PLAN 2025.pdf
Myanmar Dental Journal, The Journal of the Myanmar Dental Association (2013).pdf
Computer Architecture Input Output Memory.pptx
Climate and Adaptation MCQs class 7 from chatgpt
David L Page_DCI Research Study Journey_how Methodology can inform one's prac...
A powerpoint presentation on the Revised K-10 Science Shaping Paper
Education and Perspectives of Education.pptx
Journal of Dental Science - UDMY (2022).pdf
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 2).pdf
Hazard Identification & Risk Assessment .pdf
Complications of Minimal Access-Surgery.pdf
Module on health assessment of CHN. pptx
Skin Care and Cosmetic Ingredients Dictionary ( PDFDrive ).pdf
LIFE & LIVING TRILOGY - PART - (2) THE PURPOSE OF LIFE.pdf
semiconductor packaging in vlsi design fab
Τίμαιος είναι φιλοσοφικός διάλογος του Πλάτωνα
CRP102_SAGALASSOS_Final_Projects_2025.pdf
Literature_Review_methods_ BRACU_MKT426 course material
International_Financial_Reporting_Standa.pdf

8051f044

  • 1. C8051F044 25 MIPS, 64 kB Flash, 10-Bit ADC, 100-Pin Mixed-Signal MCU Analog Peripherals High-Speed 8051 µC Core 10-Bit ADC - Pipelined instruction architecture; executes 70% of instructions in 1 or 2 - ±1 LSB INL; guaranteed monotonic system clocks - Programmable throughput up to 100 ksps - Up to 25 MIPS throughput with 25 MHz system clock - 13 external inputs; programmable as single-ended or differential - Expanded interrupt handler - Programmable amplifier gain: 16, 8, 4, 2, 1, 0.5 Memory - Data-dependent windowed interrupt generator - 4352 bytes data RAM - Built-in temperature sensor (±3 °C) - 64 kB Flash; in-system programmable in 512-byte sectors (512 bytes High-Voltage Differential Amplifier are reserved) - 60 V common mode input range - External parallel data memory interface - Offset adjust from –60 to +60 V CAN Bus 2.0B - 16 gain settings from 0.05 to 16 - 32 message objects Three Comparators - ”Mailbox" implementation only interrupts CPU when needed Internal Voltage Reference Digital Peripherals Precision VDD Monitor/Brown-out Detector - 64 port I/O; all are 5 V tolerant On-Chip JTAG Debug & Boundary Scan - Hardware SMBus™ (I2C™ compatible), SPI™, and two UART serial - On-chip debug circuitry facilitates full speed, non-intrusive in-system ports available concurrently debug (no emulator required) - Programmable 16-bit counter array with 6 capture/compare modules - Provides breakpoints, single stepping, watchpoints, stack monitor, pro- - 5 general-purpose 16-bit counter/timers gram trace memory - Dedicated watchdog timer; bidirectional reset - Inspect/modify memory and registers - Real-time clock mode using timer 3 or PCA - Superior performance to emulation systems using ICE-chips, target Clock Sources pods, and sockets - IEEE1149.1 compliant boundary scan - Internal programmable 2% oscillator: up to 25 MHz Supply Voltage: 2.7 to 3.6 V - External oscillator: Crystal, RC, C, or Clock - Typical operating current: 10 mA at 25 MHz Package - Multiple power saving sleep and shutdown modes - 100-pin TQFP (standard lead and lead-free packages) Temperature Range: –40 to +85 °C Ordering Part Numbers - Lead-free package: C8051F044-GQ - Standard package: C8051F044 VDD VDD Digital Power UART0 P0 P0.0 8 VDD DGND UART1 Drv P0.7 DGND DGND SFR Bus SMBus C AV+ AV+ Analog Power 0 SPI Bus R P1 P1.0 AV+ O Drv P1.7 AGND AGND AGND 5 PCA Timers S S P2.0/CPx TCK TMS TDI JTAG Logic Boundary Scan Debug HW 1 0,1,2,3,4 B A P2 Drv P2.7/CPx TDO Port RST Reset 64 kB 0,1,2,3 R &4 P3.0/AINAMUX0 FLASH P3 Latches Drv MONEN VDD Monitor WDT C 32x136 P3.7/AINAMUX7 CAN CANTX XTAL1 XTAL2 External Oscillator o CANRAM 2.0B CANRX Circuit 256 byte r System Clock VREF VREF RAM Internal e 4 kB XRAM + P2.0 CP0 P2.1 2% - P2.2 Oscillator + CP1 P2.3 - P2.4 + CP2 P2.5 VREF0 - AIN0.0 AIN0.1 AIN0.2 AIN0.3 P4.0 A ADC Port 4 <from crossbar> P4 P4.4 M Prog 100 ksps DRV P4.5/ALE U Gain External Data Memory Bus Bus Control Ctrl Latch P4.6/RD X (10-Bit) P4.7/WR P5 Latch P5.0/A0 P5 Address [15:0] TEMP SENSOR Addr [7:0] DRV P5.7/A7 A P6 Latch P6.0/A8 P6 M 8:2 Addr [15:8] DRV P6.7/A15 U X P7.0/D0 HVAIN+ P7 Latch P7 HVAMP Data [7:0] DRV Data Latch P7.7/D7 HVAIN- HVREF HVCAP CAN 2.0B Copyright © 2005 by Silicon Laboratories 5.5.2005
  • 2. C8051F044 25 MIPS, 64 kB Flash, 10-Bit ADC, 100-Pin Mixed-Signal MCU Selected Electrical Specifications (TA = –40 to +85 C°, VDD = 2.7 V unless otherwise specified) Parameter Conditions Min Typ Max Units Global Characteristics Supply Voltage 2.7 — 3.6 V Supply Current with Clock = 25 MHz — 10 — mA CPU active Clock = 1 MHz 0.5 mA Clock = 32 kHz; VDD Monitor Enabled 20 µA Supply Current (shutdown) Oscillator off; VDD Monitor Disabled — 0.1 — µA Clock Frequency Range DC — 25 MHz A/D Converter Resolution — 10 — bits Integral Nonlinearity — — ±1 LSB Differential Nonlinearity Guaranteed Monotonic ±1 LSB Signal-to-Noise Plus 59 — — dB Distortion Throughput Rate — — 100 ksps Input Voltage Range 0 — VREF V Comparators Supply Current (each Comparator) — 1.5 — µA Response Time (CP+ – CP-) = 100 mV — 4 — µs Package Information C8051F040DK Development Kit D MIN NOM MAX D1 (mm) (mm) (mm) A - - 1.20 A1 0.05 - 0.15 A2 0.95 1.00 1.05 b 0.17 0.22 0.27 D - 16.00 - E1 E D1 - 14.00 - e - 0.50 - E - 16.00 - E1 - 14.00 - 100 PIN 1 DESIGNATOR 1 A2 e A b A1 CAN 2.0B Copyright © 2005 by Silicon Laboratories 5.5.2005 Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders