A low complexity turbo decoder architecture for energy-efficient wireless sensor networks
Download as DOC, PDF0 likes70 views
This paper proposes a novel low-complexity architecture for turbo decoders that decomposes lookup table-log-BCJR architectures into their fundamental add compare select (ACS) operations. The paper demonstrates that their ACS unit employs an order of magnitude fewer gates than recent LUT-Log-BCJR architectures, facilitating a 71% reduction in energy consumption. Compared to state-of-the-art maximum logarithmic Bahl-Cocke-Jelinek-Raviv implementations, the approach provides a 10% reduction in overall energy consumption at ranges above 58 meters.
A low complexity turbo decoder architecture for energy-efficient wireless sensor networks
- 1. LOW-COMPLEXITY TURBO DECODER ARCHITECTURE FOR ENERGY-EFFICIENT WIRELESS SENSOR NETWORKS ABSTRACT: Turbo codes have recently been considered for energy-constrained wireless communication applications, since they facilitate low transmission energy consumption. However, in order to reduce the overall energy consumption, lookup table-log-BCJR (LUTLog-BCJR) architectures having low processing energy consumption are required. In this paper, we decompose the LUT-Log-BCJR architecture into its most fundamental add compare select (ACS) operations and perform them using a novel low-complexity ACS unit. We demonstrate that our architecture employs an order of magnitude fewer gates than the most recent LUT-Log-BCJR architectures, facilitating a 71% energy consumption reduction. Compared to state-of-the-art maximum logarithmic Bahl-Cocke-Jelinek-Raviv implementations, our approach facilitates a 10% reduction in the overall energy consumption at ranges above 58 m.