SlideShare a Scribd company logo
2
Most read
3
Most read
5
Most read
Digital Technique Mrs. Sunita M Dol
Page 1
HANDOUT#4b
AIM:
Design and Implement a 8:1 multiplexer using 74151 IC.
Implement Boolean expression using 8:1 multiplexer
f1 = ∑ m (2, 3, 6, 7)
f2 = ∏ M (2, 3, 5, 7)
LEARNING OBJECTIVES:
- Implement a 8:1 multiplexer using 74151 IC
- Implement the Boolean expression in SOP and POS form using 8:1
multiplexer.
COMPONENT REQUIRED:
- Logic gates (IC) trainer kit.
- Connecting patch chords.
- IC 74151
Sr. No. Component Specification
1 8:1 mux IC74151
THEORY:
Mutiplexer or data selector is the combinational circuit that gets one out of
several inputs to a single output.
In multiplexer, the input selected is controlled by a set of select lines. For
selecting one out of n inputs for connection to the output, a set of m select
lines is required where 2m
=n.
Depending upon the digital code applied at select lines, one out of n data
sources is selected and transmitted to a single output channel.
A strobe or enable input G is incorporated which helps in cascading and it is
generally active low which means it perform its intended operation when it
is low.
IC 74151 Description
o IC 74151 is used as 8:1 mux. It is a 16 pin IC.
Digital Technique Mrs. Sunita M Dol
Page 2
o Pin number 4, 3, 2, 1, 15, 14, 13, 12 acts as input signal from 0 to 7
respectively.
o Pin number 9, 10, 11 are the select inputs used to set an input.
o We get the output of this circuit at pin number 5. And its complement
on pin number 6.
o Pin number 7 acts as a strobe which is used for cascading purpose
otherwise it is connected to the ground.
o Pin number 16 is the power supply that is Vcc.
o The block diagram of IC 74151 is given in figure a and pin diagram of
IC 74151 is given in figure b.
Figure a: Block diagram
Digital Technique Mrs. Sunita M Dol
Page 3
Figure b: Pin diagram
Truth table:
Select Input Output
Y
S2 S1 S0
I0 0 0 0 0
I1 0 0 1 1
I2 0 1 0 2
I3 0 1 1 3
I4 1 0 0 4
I5 1 0 1 5
I6 1 1 0 6
I7 1 1 1 7
The design procedure is given below:
o Identify the decimal number corresponding to the each minterm in the
expression. The input lines corresponding to these numbers are to be
connected to logic 0 level.
o All other input lines are to be connected to logic 0 level.
o The inputs are to be applied to the select lines.
Given Logic function:
Digital Technique Mrs. Sunita M Dol
Page 4
f1 = ∑ m (2, 3, 6, 7)
In this example, connect the input lines 2, 3, 6, 7 to logic 1 and remaining to logic
0
Truth Table
Select Input Output
Y
A B C
0 0 0 0
0 0 1 0
0 1 0 1
0 1 1 1
1 0 0 0
1 0 1 0
1 1 0 1
1 1 1 1
Digital Technique Mrs. Sunita M Dol
Page 5
f2 = ∏ M (2, 3, 5, 7)
In this example, connect the input lines 2, 3, 5, 7 to logic 0 and remaining to logic
1
Truth Table
Select Input Output
Y
A B C
0 0 0 1
0 0 1 1
0 1 0 0
0 1 1 0
1 0 0 1
1 0 1 0
1 1 0 1
1 1 1 0
Digital Technique Mrs. Sunita M Dol
Page 6
PROCEDURE:
1. Check the components for their working.
2. Insert the appropriate IC into the IC base.
3. Make connections as shown in the circuit diagram.
4. Provide the input data via the input switches and observe the output on
output LEDs
5. Give various combinations of inputs and note down the output with help of
LED for all gate ICs one by one.
RESULT:
Thus we have implemented 8:1 multiplexer using 74151 IC and also implemented
Boolean expression using this multiplexer
f1 = ∑ m (2, 3, 6, 7)
f2 = ∏ M (2, 3, 5, 7)

More Related Content

PPT
Microwave hybrid circuits
PPTX
Loop Antennas
PPSX
2-bit comparator
PDF
Testing boolean difference
DOCX
CLAP SWITCH
PPTX
DUAL TRACE OSCILLOSCOPE
PPT
feedback amplifier
PPTX
Clap Switch
Microwave hybrid circuits
Loop Antennas
2-bit comparator
Testing boolean difference
CLAP SWITCH
DUAL TRACE OSCILLOSCOPE
feedback amplifier
Clap Switch

What's hot (20)

PPTX
Probabilistic Power Analysis
PPTX
Circuit Partitioning for VLSI Layout presented by Oveis Dehghantanha
PPTX
Traffic light controller
PPTX
Band pass filter
PDF
Verilog VHDL code Parallel adder
PPTX
Vlsi gate level design
DOCX
Synopsis on wireless power transfer
PPTX
Transistor biasing
PPT
Block diagram reduction techniques
PDF
Clap switch
PDF
ASK,FSK and M-PSK using Matlab
PPT
Comparison of A, B & C Power Amplifiers
PPT
Slew rate, Open and closed loop configurations
PPTX
LOGIC FAMILY.pptx
PPTX
Proteus Circuit Simulation
PPTX
Stick Diagram
PPT
Bode plot
PPTX
Signal flow graph
PDF
Gate ee 2003 with solutions
PDF
Circuit Network Analysis - [Chapter4] Laplace Transform
Probabilistic Power Analysis
Circuit Partitioning for VLSI Layout presented by Oveis Dehghantanha
Traffic light controller
Band pass filter
Verilog VHDL code Parallel adder
Vlsi gate level design
Synopsis on wireless power transfer
Transistor biasing
Block diagram reduction techniques
Clap switch
ASK,FSK and M-PSK using Matlab
Comparison of A, B & C Power Amplifiers
Slew rate, Open and closed loop configurations
LOGIC FAMILY.pptx
Proteus Circuit Simulation
Stick Diagram
Bode plot
Signal flow graph
Gate ee 2003 with solutions
Circuit Network Analysis - [Chapter4] Laplace Transform
Ad

Similar to Assignment#4b (20)

PDF
Assignment#7b
PDF
Assignment#4a
PDF
Assignment#7a
PPTX
3-UNIT3_BOOLEAN ALGEBRA.pptx
PDF
SCSVMV_DSD LAB MANUAL_KMS
PDF
Lecture 7 Multiplexers and Demultiplexer
PPT
217456070-Chapter-3_eletrical engineering
PDF
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
PPT
Decoder encoder
PPTX
module-4_sent to students computer organization.pptx
PPT
Unit 2 module-2
PPTX
Four bit Signed Calculator.pptx
PPTX
Switching theory unit 2
PPT
minimization technique.ppt
PDF
Design and Implementation of Boolean Functions using Multiplexer and also usi...
PPT
Digital Design for B.Tech. / B.Sc.
PPTX
MULTIPLEXER
PDF
Bds lab 4
PPT
combinational-circuit presenmtation .ppt
PPT
combinational-circuit.ppt
Assignment#7b
Assignment#4a
Assignment#7a
3-UNIT3_BOOLEAN ALGEBRA.pptx
SCSVMV_DSD LAB MANUAL_KMS
Lecture 7 Multiplexers and Demultiplexer
217456070-Chapter-3_eletrical engineering
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Decoder encoder
module-4_sent to students computer organization.pptx
Unit 2 module-2
Four bit Signed Calculator.pptx
Switching theory unit 2
minimization technique.ppt
Design and Implementation of Boolean Functions using Multiplexer and also usi...
Digital Design for B.Tech. / B.Sc.
MULTIPLEXER
Bds lab 4
combinational-circuit presenmtation .ppt
combinational-circuit.ppt
Ad

More from Sunita Milind Dol (20)

PDF
Assignment No. 10 on Unit-IV Set Theory, Relations and Function
PDF
Assignment No. 9 on Unit-IV Set Theory, Relations and Function
PDF
Assignment No. 8 on Unit-IV Set Theory, Relations and Function
PDF
Assignment No. 7 on Unit-IV - Set Theory, Relations and Function
PDF
Assignment No. 6 on Representation of Expression
PDF
Assignment No. 5 on Unit-III Representation of Expression
PDF
Assignment No. 4 on Unit-II Mathematical Logic
PDF
Assignment No. 3 on Unit-II Mathematical Logic
PDF
Assignment No. 2 on Unit-I Mathematical Induction
PDF
Assignment No. 1 on Unit-I Fundamental Principles of Counting
PDF
Unit Number 5 - Research Ethics, IPR and Publishing
PDF
Unit Number 4 - Research reports and Thesis writing
PDF
Unit Number 3 - Data collection and Statistical Analysis
PDF
Unit Number 2 - Research Problem Formulation and Methods
PDF
Unit Number 1 - Introduction to Research
PDF
Unit Number 5 - Research Ethics, IPR and Publishing
PDF
Unit Number 5 - Research reports and Thesis writing
PDF
Unit Number 3 - Data collection and Statistical Analysis
PDF
Unit Number 2 - Research Problem Formulation and Methods
PDF
Unit Number 1 : Introduction to Research
Assignment No. 10 on Unit-IV Set Theory, Relations and Function
Assignment No. 9 on Unit-IV Set Theory, Relations and Function
Assignment No. 8 on Unit-IV Set Theory, Relations and Function
Assignment No. 7 on Unit-IV - Set Theory, Relations and Function
Assignment No. 6 on Representation of Expression
Assignment No. 5 on Unit-III Representation of Expression
Assignment No. 4 on Unit-II Mathematical Logic
Assignment No. 3 on Unit-II Mathematical Logic
Assignment No. 2 on Unit-I Mathematical Induction
Assignment No. 1 on Unit-I Fundamental Principles of Counting
Unit Number 5 - Research Ethics, IPR and Publishing
Unit Number 4 - Research reports and Thesis writing
Unit Number 3 - Data collection and Statistical Analysis
Unit Number 2 - Research Problem Formulation and Methods
Unit Number 1 - Introduction to Research
Unit Number 5 - Research Ethics, IPR and Publishing
Unit Number 5 - Research reports and Thesis writing
Unit Number 3 - Data collection and Statistical Analysis
Unit Number 2 - Research Problem Formulation and Methods
Unit Number 1 : Introduction to Research

Recently uploaded (20)

PDF
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
PDF
composite construction of structures.pdf
PDF
Digital Logic Computer Design lecture notes
PDF
Unit I ESSENTIAL OF DIGITAL MARKETING.pdf
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
DOCX
573137875-Attendance-Management-System-original
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PPTX
Geodesy 1.pptx...............................................
PPTX
Foundation to blockchain - A guide to Blockchain Tech
PPTX
web development for engineering and engineering
PDF
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
PPT
Project quality management in manufacturing
PPTX
OOP with Java - Java Introduction (Basics)
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PDF
Well-logging-methods_new................
PDF
PPT on Performance Review to get promotions
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
CYBER-CRIMES AND SECURITY A guide to understanding
composite construction of structures.pdf
Digital Logic Computer Design lecture notes
Unit I ESSENTIAL OF DIGITAL MARKETING.pdf
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
573137875-Attendance-Management-System-original
Operating System & Kernel Study Guide-1 - converted.pdf
Geodesy 1.pptx...............................................
Foundation to blockchain - A guide to Blockchain Tech
web development for engineering and engineering
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
Project quality management in manufacturing
OOP with Java - Java Introduction (Basics)
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
Well-logging-methods_new................
PPT on Performance Review to get promotions
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx

Assignment#4b

  • 1. Digital Technique Mrs. Sunita M Dol Page 1 HANDOUT#4b AIM: Design and Implement a 8:1 multiplexer using 74151 IC. Implement Boolean expression using 8:1 multiplexer f1 = ∑ m (2, 3, 6, 7) f2 = ∏ M (2, 3, 5, 7) LEARNING OBJECTIVES: - Implement a 8:1 multiplexer using 74151 IC - Implement the Boolean expression in SOP and POS form using 8:1 multiplexer. COMPONENT REQUIRED: - Logic gates (IC) trainer kit. - Connecting patch chords. - IC 74151 Sr. No. Component Specification 1 8:1 mux IC74151 THEORY: Mutiplexer or data selector is the combinational circuit that gets one out of several inputs to a single output. In multiplexer, the input selected is controlled by a set of select lines. For selecting one out of n inputs for connection to the output, a set of m select lines is required where 2m =n. Depending upon the digital code applied at select lines, one out of n data sources is selected and transmitted to a single output channel. A strobe or enable input G is incorporated which helps in cascading and it is generally active low which means it perform its intended operation when it is low. IC 74151 Description o IC 74151 is used as 8:1 mux. It is a 16 pin IC.
  • 2. Digital Technique Mrs. Sunita M Dol Page 2 o Pin number 4, 3, 2, 1, 15, 14, 13, 12 acts as input signal from 0 to 7 respectively. o Pin number 9, 10, 11 are the select inputs used to set an input. o We get the output of this circuit at pin number 5. And its complement on pin number 6. o Pin number 7 acts as a strobe which is used for cascading purpose otherwise it is connected to the ground. o Pin number 16 is the power supply that is Vcc. o The block diagram of IC 74151 is given in figure a and pin diagram of IC 74151 is given in figure b. Figure a: Block diagram
  • 3. Digital Technique Mrs. Sunita M Dol Page 3 Figure b: Pin diagram Truth table: Select Input Output Y S2 S1 S0 I0 0 0 0 0 I1 0 0 1 1 I2 0 1 0 2 I3 0 1 1 3 I4 1 0 0 4 I5 1 0 1 5 I6 1 1 0 6 I7 1 1 1 7 The design procedure is given below: o Identify the decimal number corresponding to the each minterm in the expression. The input lines corresponding to these numbers are to be connected to logic 0 level. o All other input lines are to be connected to logic 0 level. o The inputs are to be applied to the select lines. Given Logic function:
  • 4. Digital Technique Mrs. Sunita M Dol Page 4 f1 = ∑ m (2, 3, 6, 7) In this example, connect the input lines 2, 3, 6, 7 to logic 1 and remaining to logic 0 Truth Table Select Input Output Y A B C 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 1 1 0 0 0 1 0 1 0 1 1 0 1 1 1 1 1
  • 5. Digital Technique Mrs. Sunita M Dol Page 5 f2 = ∏ M (2, 3, 5, 7) In this example, connect the input lines 2, 3, 5, 7 to logic 0 and remaining to logic 1 Truth Table Select Input Output Y A B C 0 0 0 1 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 0
  • 6. Digital Technique Mrs. Sunita M Dol Page 6 PROCEDURE: 1. Check the components for their working. 2. Insert the appropriate IC into the IC base. 3. Make connections as shown in the circuit diagram. 4. Provide the input data via the input switches and observe the output on output LEDs 5. Give various combinations of inputs and note down the output with help of LED for all gate ICs one by one. RESULT: Thus we have implemented 8:1 multiplexer using 74151 IC and also implemented Boolean expression using this multiplexer f1 = ∑ m (2, 3, 6, 7) f2 = ∏ M (2, 3, 5, 7)