SlideShare a Scribd company logo
ECE 354

Lab 2: Capturing and Displaying
Digital Image

ECE Department: University of Massachusetts, Amherst
Big Picture Introduction
 Understand the existing SOPC builder setup with new
modification
 Capturing image using camera
 Storing the captured image in the frame buffer
 Display the image on a CRT monitor with the use of a VGA
p y
g
controller
 Perform simple image processing
 Primarily written in C code

ECE 354

2
Additional Hardware
 TRDB_D5M Digital Camera
 S i lC
Serial Connector and
t
d
Cable
 CRT Monitor

ECE 354

3
Skills to learn





Integrate code with preexisting code
Understanding previously written code
Connect to a device that you did not design
Writing a communication protocol to somebody else’s
specifications

ECE 354

4
Steps taken to complete project
Begin by looking over camera documentation
Understand SOPC builder setup given
Write a C program to capture data into FIFO buffer
C program to transfer data from FIFO to flash memory
Gain knowledge of how the DE2_NIOS_HOST_MOUSE_VGA
f
project displays an image to the CRT monitor
 Use that knowledge to display your image
 Finally have fun performing image processing






ECE 354

5
Lab2 Setup

[1]
[1] TRDB_D5M_Userguide
http://www.terasic.com.tw/attachment/archive/281/TRDB_D5M_UserGuide.pdf
p
_
_
p
ECE 354

6
Overview of DE2_NIOS_HOST_MOUSE_VGA project
DE2 NIOS HOST MOUSE VGA
 Implements a monochrome display, with a preloaded image,
where the user can draw on it with a mouse
 USB mouse should be connected USB HOST port
 CRT monitor should be connected to the VGA port
 You will integrate your code so that the project displays the
image received from digital camera

ECE 354

7
SOPC builder setup:










Based on DE2_NIOS_HOST_MOUSE_VGA
The program code is stored in SRAM memory
e p og a
s sto ed
S
e o y
Parallel Input/output interface(PIO) for LED, switches
Camera Avalon Interface(Camera_IF) helps in transferring
image data
The dedicated SDRAM is used as a frame buffer that holds
a single frame of video at the time.
The SDRAM is controlled and accessed by using the four
fourport controller hardware
 Controller can be used to read or write to the SDRAM
through its four FIFO buffers
buffers.
Flash controller is used to control the data transfer to flash
memory
VGA controller di l i
t ll displaying d t on t VGA
data
to

ECE 354

8
Block diagram of Terasic camera system



TRDB_D5M_Userguide
http://www.terasic.com.tw/attachment/archive/281/TRDB_D5M_UserGui
de.pdf

ECE 354

9
Hardware Modules for this Lab
 SDRAM-Multiport Controller:
This
Thi module i a generic 4 port SDRAM controller.
d l is
i
t
t ll
It uses two FIFO buffers for inputs (writing) and
two FIFO buffers for outputs. The FIFO buffers
are made using Altera MegaFunctions and are 16
bit wide and can hold up to 512 words of this
size.
size In this system the SDRAM controller is used
as a frame buffer to hold a single picture frame
 Flash Controller
 VGA controller
 Camera Avalon Interface module
ECE 354

10
To get started with the lab
 Run the DE2_NOIS_MOUSE_VGA_project present in the
project folder given to you
 Run SOPC builder and understand each of the components
added and configuration present
 Hardware component files are p
p
present under IP folder
•
•

It contains SDRAM_4 port controller components
Camera Avalon Interface

 Software components are present under the software folder
• Hello_led_0 has all the required software component files
• Some part of code is given in this project which is present in
file hello led.c
e e o_ ed c

ECE 354

11
Information for C program
 C code to capture camera data and store it in frame buffer
 Picture taken at 640x480 has 3 data per pixel times 8 bits
(at least) each, this would mean a total of 7,372800Mbit or
921,6 Kbyte
 So efficient storage design required
 Recommended C code function
• Camera Capture
• Copying RGB(pixels) d
(
l ) data f
from FIFO to Flash memory
l h
• Using flash memory to store the pixel data before
transferring to VGA output
 Program space memory is less (SRAM).Avoid unnecessary
buffers. Write programs as efficient as possible

ECE 354

12
Readout modes: D5M camera
 The Terasic D5M camera supports a function
called :
1. binning -This function reduces the resolution
of the image by averaging pixels together
g
y
g gp
g
2. Skipping - reduces the output resolution
without affecting th fi ld f i
ith t ff ti
the field-of-view. It does this by
d
thi b
not sampling entire rows and columns of pixels.
p
p
p
yp
A skip 2X mode skips one of pixels for every pair
of output.

ECE 354

13
Displaying image through VGA controller
 Look through VGA.h for
VGA functions
 Write C code similar to
that shown below that
calls functions from VGA.h
to display each pixel
 It is your job to come up
with an equation to check
each pixel in your receive
buffer

ECE 354

14
Additional information
 The image should be 2-bit gray scale with a resolution of
640x480
 Uncompressed image
 I recommend starting with the smallest image resolution
and work from there

ECE 354

15
Image Processing
 It is required that you implement two forms of
image processing
 Recommendations include:
•
•
•
•
•

ECE 354

Add timestamp onto image
p
g
Counter to keep track of number of pictures taken
Rotate, mirror, invert image
Simple edge detection (challenging)
Detect changes in images (challenging)

16
References for software and hardware design in Lab2
 I recommend looking over section II of the NIOS II Software
Developer’s Handbook
g project titled- Embedded Demonstrator for Video
 Go through p j
Presentation and Manipulation by Cato Marwell Jonasse (Google
it) to get clear insight on hardware description for this project
(
(You can g through chapter 9 specifically)
go
g
p
p
y)
 DE2_NIOS_HOST_MOUSE_VGA project
 NIOS II Software Developer’s Handbook
• http://www.altera.com/literature/lit-nio2.jsp
ECE 354

17
Where does this project lead?
 Next lab will be on the topic sending data over a network
• Sending image between DE2 boards
• Don’t worry if you have not taken computer networking

ECE 354

18
Questions and Comments

ECE 354

19
Back up

ECE 354

20

More Related Content

PPTX
Embedded C workshop
PPTX
Fpga video capturing
PPT
emips_overview_apr08
PPT
Project Portfolio - Transferable Skills
PPT
Top Ten Siemens S7 Tips and Tricks
PPTX
Why a zynq should power your next project
PDF
Thesis Donato Slides EN
PDF
System-on-Chip Design Flow for the Image Signal Processor of a Nonlinear CMOS...
Embedded C workshop
Fpga video capturing
emips_overview_apr08
Project Portfolio - Transferable Skills
Top Ten Siemens S7 Tips and Tricks
Why a zynq should power your next project
Thesis Donato Slides EN
System-on-Chip Design Flow for the Image Signal Processor of a Nonlinear CMOS...

What's hot (11)

PDF
Standard embedded c
PPTX
Embedded c c++ programming fundamentals master
PPT
E.s unit 6
PPSX
AVR I/O programming Atmega 64 uNiboard ThinkLABS maaniq
PDF
IMAGE CAPTURE, PROCESSING AND TRANSFER VIA ETHERNET UNDER CONTROL OF MATLAB G...
PPT
20 what’s next
PDF
laptop repairing course in delhi
PPTX
Final presentation on FPGA BASED TRAINER
DOCX
SoftwareEngineer
PPTX
Software hardware co-design using xilinx zynq soc
PPTX
Оптимізація процесу відлагоджування Embedded рішень, Богдан Костів
Standard embedded c
Embedded c c++ programming fundamentals master
E.s unit 6
AVR I/O programming Atmega 64 uNiboard ThinkLABS maaniq
IMAGE CAPTURE, PROCESSING AND TRANSFER VIA ETHERNET UNDER CONTROL OF MATLAB G...
20 what’s next
laptop repairing course in delhi
Final presentation on FPGA BASED TRAINER
SoftwareEngineer
Software hardware co-design using xilinx zynq soc
Оптимізація процесу відлагоджування Embedded рішень, Богдан Костів
Ad

Viewers also liked (12)

Ad

Similar to Capturing and Displaying Digital Image (20)

PPTX
GPU Design on FPGA
PPT
Introduction to Blackfin BF532 DSP
PDF
Real Time Video Processing in FPGA
PPTX
Video Streaming
PPTX
Dr.s.shiyamala fpga ppt
PPT
Circuitos de Video Vigilancia IP
PPT
Circuitos de Video Vigilancia IP
PPSX
10. GPU - Video Card (Display, Graphics, VGA)
PDF
High-Definition Rugged DVR - Case Study
PPT
Multi Processor Architecture for image processing
PPTX
chapter2-part1-140329134839-phpapp02.pptx
PPT
Developing new zynq based instruments
PDF
Flowframes
PDF
Expanding The Micro Blaze System
PDF
JIT Spraying Never Dies - Bypass CFG By Leveraging WARP Shader JIT Spraying.pdf
PDF
44CON 2014 - Stupid PCIe Tricks, Joe Fitzpatrick
PDF
Ijetr011814
PDF
HKG18-TR14 - Postmortem Debugging with Coresight
PDF
10.1.1.184.6612
PPT
Escolhendo o Processador DaVinciTM para sua Aplicação de ...
GPU Design on FPGA
Introduction to Blackfin BF532 DSP
Real Time Video Processing in FPGA
Video Streaming
Dr.s.shiyamala fpga ppt
Circuitos de Video Vigilancia IP
Circuitos de Video Vigilancia IP
10. GPU - Video Card (Display, Graphics, VGA)
High-Definition Rugged DVR - Case Study
Multi Processor Architecture for image processing
chapter2-part1-140329134839-phpapp02.pptx
Developing new zynq based instruments
Flowframes
Expanding The Micro Blaze System
JIT Spraying Never Dies - Bypass CFG By Leveraging WARP Shader JIT Spraying.pdf
44CON 2014 - Stupid PCIe Tricks, Joe Fitzpatrick
Ijetr011814
HKG18-TR14 - Postmortem Debugging with Coresight
10.1.1.184.6612
Escolhendo o Processador DaVinciTM para sua Aplicação de ...

More from Integrated Circuit Design Research & Education Center (ICDREC) (20)

PDF
SLIDE-NHÂN-TƯỚNG-Buổi-1-FPT.pptx.pdf
PDF
Step by-step installation of a secure linux web dns- and mail server
PDF
Programming guide for linux usb device drivers
PDF
Nguyen lyhedieuhanh 14-15_hedieuhanhlinux
PDF
Liên kết động trong linux và windows (phần 2)
PDF
Liên kết động trong linux và windows (phần 1)
PDF
Huong dan cai_redhat_linux_fedora_core_4
SLIDE-NHÂN-TƯỚNG-Buổi-1-FPT.pptx.pdf
Step by-step installation of a secure linux web dns- and mail server
Programming guide for linux usb device drivers
Nguyen lyhedieuhanh 14-15_hedieuhanhlinux
Liên kết động trong linux và windows (phần 2)
Liên kết động trong linux và windows (phần 1)
Huong dan cai_redhat_linux_fedora_core_4

Recently uploaded (20)

PDF
Chinmaya Tiranga quiz Grand Finale.pdf
PDF
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
PDF
Classroom Observation Tools for Teachers
PPTX
Pharma ospi slides which help in ospi learning
PDF
Complications of Minimal Access Surgery at WLH
PPTX
Microbial diseases, their pathogenesis and prophylaxis
PDF
2.FourierTransform-ShortQuestionswithAnswers.pdf
PDF
FourierSeries-QuestionsWithAnswers(Part-A).pdf
PDF
O7-L3 Supply Chain Operations - ICLT Program
PPTX
Final Presentation General Medicine 03-08-2024.pptx
PDF
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
PDF
ANTIBIOTICS.pptx.pdf………………… xxxxxxxxxxxxx
PDF
Module 4: Burden of Disease Tutorial Slides S2 2025
PDF
Anesthesia in Laparoscopic Surgery in India
PDF
Supply Chain Operations Speaking Notes -ICLT Program
PPTX
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
PPTX
Introduction-to-Literarature-and-Literary-Studies-week-Prelim-coverage.pptx
PPTX
Cell Structure & Organelles in detailed.
PDF
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
PPTX
Institutional Correction lecture only . . .
Chinmaya Tiranga quiz Grand Finale.pdf
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
Classroom Observation Tools for Teachers
Pharma ospi slides which help in ospi learning
Complications of Minimal Access Surgery at WLH
Microbial diseases, their pathogenesis and prophylaxis
2.FourierTransform-ShortQuestionswithAnswers.pdf
FourierSeries-QuestionsWithAnswers(Part-A).pdf
O7-L3 Supply Chain Operations - ICLT Program
Final Presentation General Medicine 03-08-2024.pptx
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
ANTIBIOTICS.pptx.pdf………………… xxxxxxxxxxxxx
Module 4: Burden of Disease Tutorial Slides S2 2025
Anesthesia in Laparoscopic Surgery in India
Supply Chain Operations Speaking Notes -ICLT Program
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
Introduction-to-Literarature-and-Literary-Studies-week-Prelim-coverage.pptx
Cell Structure & Organelles in detailed.
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
Institutional Correction lecture only . . .

Capturing and Displaying Digital Image

  • 1. ECE 354 Lab 2: Capturing and Displaying Digital Image ECE Department: University of Massachusetts, Amherst
  • 2. Big Picture Introduction  Understand the existing SOPC builder setup with new modification  Capturing image using camera  Storing the captured image in the frame buffer  Display the image on a CRT monitor with the use of a VGA p y g controller  Perform simple image processing  Primarily written in C code ECE 354 2
  • 3. Additional Hardware  TRDB_D5M Digital Camera  S i lC Serial Connector and t d Cable  CRT Monitor ECE 354 3
  • 4. Skills to learn     Integrate code with preexisting code Understanding previously written code Connect to a device that you did not design Writing a communication protocol to somebody else’s specifications ECE 354 4
  • 5. Steps taken to complete project Begin by looking over camera documentation Understand SOPC builder setup given Write a C program to capture data into FIFO buffer C program to transfer data from FIFO to flash memory Gain knowledge of how the DE2_NIOS_HOST_MOUSE_VGA f project displays an image to the CRT monitor  Use that knowledge to display your image  Finally have fun performing image processing      ECE 354 5
  • 7. Overview of DE2_NIOS_HOST_MOUSE_VGA project DE2 NIOS HOST MOUSE VGA  Implements a monochrome display, with a preloaded image, where the user can draw on it with a mouse  USB mouse should be connected USB HOST port  CRT monitor should be connected to the VGA port  You will integrate your code so that the project displays the image received from digital camera ECE 354 7
  • 8. SOPC builder setup:         Based on DE2_NIOS_HOST_MOUSE_VGA The program code is stored in SRAM memory e p og a s sto ed S e o y Parallel Input/output interface(PIO) for LED, switches Camera Avalon Interface(Camera_IF) helps in transferring image data The dedicated SDRAM is used as a frame buffer that holds a single frame of video at the time. The SDRAM is controlled and accessed by using the four fourport controller hardware  Controller can be used to read or write to the SDRAM through its four FIFO buffers buffers. Flash controller is used to control the data transfer to flash memory VGA controller di l i t ll displaying d t on t VGA data to ECE 354 8
  • 9. Block diagram of Terasic camera system  TRDB_D5M_Userguide http://www.terasic.com.tw/attachment/archive/281/TRDB_D5M_UserGui de.pdf ECE 354 9
  • 10. Hardware Modules for this Lab  SDRAM-Multiport Controller: This Thi module i a generic 4 port SDRAM controller. d l is i t t ll It uses two FIFO buffers for inputs (writing) and two FIFO buffers for outputs. The FIFO buffers are made using Altera MegaFunctions and are 16 bit wide and can hold up to 512 words of this size. size In this system the SDRAM controller is used as a frame buffer to hold a single picture frame  Flash Controller  VGA controller  Camera Avalon Interface module ECE 354 10
  • 11. To get started with the lab  Run the DE2_NOIS_MOUSE_VGA_project present in the project folder given to you  Run SOPC builder and understand each of the components added and configuration present  Hardware component files are p p present under IP folder • • It contains SDRAM_4 port controller components Camera Avalon Interface  Software components are present under the software folder • Hello_led_0 has all the required software component files • Some part of code is given in this project which is present in file hello led.c e e o_ ed c ECE 354 11
  • 12. Information for C program  C code to capture camera data and store it in frame buffer  Picture taken at 640x480 has 3 data per pixel times 8 bits (at least) each, this would mean a total of 7,372800Mbit or 921,6 Kbyte  So efficient storage design required  Recommended C code function • Camera Capture • Copying RGB(pixels) d ( l ) data f from FIFO to Flash memory l h • Using flash memory to store the pixel data before transferring to VGA output  Program space memory is less (SRAM).Avoid unnecessary buffers. Write programs as efficient as possible ECE 354 12
  • 13. Readout modes: D5M camera  The Terasic D5M camera supports a function called : 1. binning -This function reduces the resolution of the image by averaging pixels together g y g gp g 2. Skipping - reduces the output resolution without affecting th fi ld f i ith t ff ti the field-of-view. It does this by d thi b not sampling entire rows and columns of pixels. p p p yp A skip 2X mode skips one of pixels for every pair of output. ECE 354 13
  • 14. Displaying image through VGA controller  Look through VGA.h for VGA functions  Write C code similar to that shown below that calls functions from VGA.h to display each pixel  It is your job to come up with an equation to check each pixel in your receive buffer ECE 354 14
  • 15. Additional information  The image should be 2-bit gray scale with a resolution of 640x480  Uncompressed image  I recommend starting with the smallest image resolution and work from there ECE 354 15
  • 16. Image Processing  It is required that you implement two forms of image processing  Recommendations include: • • • • • ECE 354 Add timestamp onto image p g Counter to keep track of number of pictures taken Rotate, mirror, invert image Simple edge detection (challenging) Detect changes in images (challenging) 16
  • 17. References for software and hardware design in Lab2  I recommend looking over section II of the NIOS II Software Developer’s Handbook g project titled- Embedded Demonstrator for Video  Go through p j Presentation and Manipulation by Cato Marwell Jonasse (Google it) to get clear insight on hardware description for this project ( (You can g through chapter 9 specifically) go g p p y)  DE2_NIOS_HOST_MOUSE_VGA project  NIOS II Software Developer’s Handbook • http://www.altera.com/literature/lit-nio2.jsp ECE 354 17
  • 18. Where does this project lead?  Next lab will be on the topic sending data over a network • Sending image between DE2 boards • Don’t worry if you have not taken computer networking ECE 354 18