Cat I Master Time Table
Download as DOC, PDF1 like736 views
The document contains exam timetables for various programs at the School of Electronics Engineering for the CAT-I exams modified on 09/02/10. It includes schedules for B.Tech 1st, 2nd and 3rd year, M.Tech 2nd semester for Communication Engineering, VLSI Design, Automotive Electronics and Nano Technology specializations. The timetables specify the papers and their timings across multiple dates from 11/02/10 to 17/02/10.
Cat I Master Time Table
- 1. SCHOOL OF ELECTRONICS ENGINEERING CAT-I EXAM TIME TABLE B.TECH - IST YEAR FFCS (MODIFIED ON 09/02/10) 9.00AM – 10.30AM 11.00AM – 12.30PM 2.00PM – 3.30PM 4.00PM – 5.30PM 11/02/2010 Differential and Difference Equation 12/02/2010 English for Engineers-II Principles of Management 13/02/2010 Environmental Studies Principles of Marketing & Project Management 14/02/2010 Engineering Economics Basic French Accounting for Engineers 15/02/2010 English for Engineers-I Multivariable Calculus and Differential Equations 16/02/2010 Material Science Data Structure 17/02/2010 Modern Physics Electron Devices and Circuits CAT Coordinator Director, SENSE
- 2. SCHOOL OF ELECTRONICS ENGINEERING CAT-I EXAM TIME TABLE nd B.TECH - II YEAR FFCS (MODIFIED ON 09/02/10) 9.00AM – 10.30AM 11.00AM – 12.30PM 2.00PM – 3.30PM 4.00PM – 5.30PM 11/02/2010 Differential and Difference Computer Programming and Nanotechnology- Fundamentals Analog Circuit Design Equations Problem Solving and its applications 12/02/2010 English for Engineers –II Modulation Techniques Engineering Chemistry Principles of Management 13/02/2010 Environmental studies Cross Culture Management & Probability Theory and Organizational Behavior & Random Process Principles of Marketing & Project Management 14/02/2010 Engineering Economics Entrepreneurship Development Basic French & Basic German & Accounting for Engineers Basic Japanese & Managing Personal Finance 15/02/2010 English for Engineers-I Network Theory Multivariable Calculus and Electrical and Electronic Differential Equations Measurement 16/02/2010 Material Science Quantum Mechanics Transmission Lines and Fields 17/02/2010 Modern Physics Optoelectronics Electrical Technology CAT Coordinator Director, SENSE
- 3. SCHOOL OF ELECTRONICS ENGINEERING CAT-I EXAM TIME TABLE B.TECH - III YEAR (MODIFIED ON 09/02/10) 11.00AM – 12.30PM 2.00PM – 3.30PM 11/02/2010 Computer Communication 12/02/2010 Antenna and Wave Propagation 13/02/2010 Information Theory and Coding -------- 15/02/2010 Digital Image Processing/Performance and Analysis of Communication System/Embedded System Design/Digital System Design 16/02/2010 Analog Digital VLSI 17/02/2010 Telecommunication Planning and Management CAT Coordinator Director, SENSE
- 4. SCHOOL OF ELECTRONICS ENGINEERING CAT-I EXAM TIME TABLE M.TECH - II SEM (MODIFIED ON 09/02/10) Communication Engg VLSI Design 4.00PM-5.30PM 11.00AM – 12.30AM 04.00PM – 05.30PM 11/02/2010 Principles Of VLSI System Design/ VLSI Digital Signal Processing Embedded System Design 12/02/2010 Network Security ASIC Design 13/02/2010 Wireless Mobile Network VLSI design verification and Testing 14/02/2010 RF and Microwave Circuit Design Scripting Language for VLSI Design 15/02/2010 Sensor Technology Mixed Signal IC Design 16/02/2010 Low Power IC Design 17/02/2010 Hadrware Software codesign Fault Tolerent and dependable systems CAT Coordinator Director, SENSE
- 5. SCHOOL OF ELECTRONICS ENGINEERING CAT-I EXAM TIME TABLE M.TECH - II SEM (MODIFIED ON 09/02/10) 04.00PM – 05.30PM 04.00PM – 05.30PM Automotive Electronics Nano Technology 11/02/2010 Engine Management System Principles Of VLSI System Design/ Embedded System Design 12/02/2010 Data Acquisition and Signal Interfacing Nano Photonics 13/02/2010 In-Vehicle Networking Nano Electronics 14/02/2010 15/02/2010 Sensor Technology ***Properties of Nano materials/ Sensor Technology 16/02/2010 Sensors for Automotive ***Carbon Nanotubes, Inorganic Nanowires and functionalization / MEMS to NEMS 17/02/2010 ARM Processor Advanced Nano material characteristics *** - Exam at 11.00 AM to 12.30 PM CAT Coordinator Director, SENSE