SlideShare a Scribd company logo
THE CENTRAL PROCESSING
UNIT
INSTRUCTION CIRCLE
Name: Afieq
Khair
Saswin
Desmond
Theva
INSTRUCTION CIRCLE
• A program residing in the memory unit of the computer consist of a
sequence of instruction
• The program is executed in the computer by going through a cycle
for each instruction
• Each instruction cycle in turn is subvided into a sequence of sub
cycle or phase
Central Processing Unit (Instruction Circle)
CIRCUITS USED
• The circuits used in the CPU during the cycle are:
• Program Counter(PC) – an incrementing counter that keeps track of
the memory address of the instruction that is to be executed next
• Memory address register(MAR) – holds the address of a memory block
to be rad from or written to
• Memory data register(MDR) – a two way register that holds data
fetched from memory (and ready for the CPU to process) or data
waiting to be stored in memory
CIRCUITS USED
• Instruction register(IR) – a temporary holding ground for the
instruction that has just been fetched from memory
• Control unit(CU) – decodes the program instruction in the
IR,selecting machine resources such as data source register and a
particular arithmetic operation , and coordinates activation of those
resources
• Arithmetic logic unit(ALU) – performs mathematical and logical
operations
PHASES OF INSTRUCTION CIRCLE
• In basic computer,each instruction circle consists of the following
phases:
• Fetch an instruction from memory
• Decode the instruction
• Read the effective address from memory if the instruction has an
indirect address
• Execute the instruction
FETCHING THE INSTRUCTION
• The next instruction is fetch from the memory address that is
currently stored in the program counter(PC),and stored in the
instruction register(IR)
• Now,the PC points to the next instruction that will be read at the next
circle
DECODE THE INSTRUTION
• The decode interprets the instruction
• During this phases the instruction inside the IR (instruction register)
gets decoded
IN CASE OF A MEMORY INSTRUCTION
• In case of a memory instruction(direct or indirect) the execution phase will
be in the next clock pulse
• Required data is fetched from main memory to be processed and them placed
into data registers
• During this phases the instruction inside the IR(instruction register)gets
decoded
• If the instruction is direct , nothing is done at this clock pulse
• If this is an I/O instruction or a Register instruction,the operation is
performed(executed) at clock Pulse
EXECUTE THE INSTRUCTION
• The control unit of CPU passes the decode information as a sequence of
control signals
• Signals are passed to the relevant function units of the CPU to perform the
action required
• These action may be:
• Reading values from registers
• Passing them to the ALU to perform mathematical or logic functions on them
• Writing the result back to a register
• The result generated by the operation is stored in the main memory or sent
to an output device
THANK YOU

More Related Content

PPTX
Instruction cycle presentation
PPTX
instruction cycle ppt
PPTX
Cpu and its execution statements
PPT
Fetch execute cycle
PPTX
Cpu & its execution of instruction
PPTX
Operating system 03 handling of interrupts
PPTX
Instruction set and instruction execution cycle
PPTX
Cpu & its execution of instruction
Instruction cycle presentation
instruction cycle ppt
Cpu and its execution statements
Fetch execute cycle
Cpu & its execution of instruction
Operating system 03 handling of interrupts
Instruction set and instruction execution cycle
Cpu & its execution of instruction

What's hot (20)

PPTX
Register Organization and Instruction cycle
PPTX
Instruction Execution Cycle
PPTX
Instruction cycle with interrupts
PPT
A451 cpu fetch execute cycle (2-12 & 2-14)
PPT
1353142173system unit
PPTX
Von neumann architecture
PPTX
Control unit
PPT
03 top level view of computer function and interconnection.ppt.enc
PPT
Memory & the fetch decode-execute cycle
PDF
Instruction cycle
PPTX
F453 computer science fde cycle
PPT
03. top level view of computer function & interconnection
PPT
Cs intro-ca
PPT
Unit 2 ca- control unit
PPTX
Processor structure and funtions
PPTX
Instruction cycle
PPT
Fetch decode-execute presentation
PPT
Ch7 official
PPT
Von Neumann Architecture
PPT
Program control
Register Organization and Instruction cycle
Instruction Execution Cycle
Instruction cycle with interrupts
A451 cpu fetch execute cycle (2-12 & 2-14)
1353142173system unit
Von neumann architecture
Control unit
03 top level view of computer function and interconnection.ppt.enc
Memory & the fetch decode-execute cycle
Instruction cycle
F453 computer science fde cycle
03. top level view of computer function & interconnection
Cs intro-ca
Unit 2 ca- control unit
Processor structure and funtions
Instruction cycle
Fetch decode-execute presentation
Ch7 official
Von Neumann Architecture
Program control
Ad

Similar to Central Processing Unit (Instruction Circle) (20)

PPTX
INSTRUCTION CYCLE
PPT
Instruction cycle
PPTX
Instruction Cycle in Computer Organization.pptx
PPTX
instruction cycle
PPTX
f28f0767-7954-48f2-9e0c-e16f8145334f-161231114335.pptx
PPTX
Control unit
PPTX
Assembly language
PDF
Central processing unit i
PPTX
coa cnfvfmvdfdvmdf vvndfvknfknbngfppt.pptx
PPT
Unit2 control unit
PDF
Instruction cycle
PPT
Control unit
PDF
its about information process cycle and its components
PPTX
oLecture09-Internal Organization of CPU.pptx
PPT
Unit-3 Von Neumann Architecture.ppt
PPT
Von neuman architecture
PPTX
Computer architecture chapter 5 bca.pptx
PPTX
Computer organisation and architecture updated unit 2 COA ppt.pptx
PPTX
Micro operation control of processor
PPTX
Instruction_Cycle_and_Coziyth9esty7098wITU08EAU8ntrol.pptx
INSTRUCTION CYCLE
Instruction cycle
Instruction Cycle in Computer Organization.pptx
instruction cycle
f28f0767-7954-48f2-9e0c-e16f8145334f-161231114335.pptx
Control unit
Assembly language
Central processing unit i
coa cnfvfmvdfdvmdf vvndfvknfknbngfppt.pptx
Unit2 control unit
Instruction cycle
Control unit
its about information process cycle and its components
oLecture09-Internal Organization of CPU.pptx
Unit-3 Von Neumann Architecture.ppt
Von neuman architecture
Computer architecture chapter 5 bca.pptx
Computer organisation and architecture updated unit 2 COA ppt.pptx
Micro operation control of processor
Instruction_Cycle_and_Coziyth9esty7098wITU08EAU8ntrol.pptx
Ad

Recently uploaded (20)

PDF
01-Introduction-to-Information-Management.pdf
PPTX
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
PDF
Abdominal Access Techniques with Prof. Dr. R K Mishra
PDF
Module 4: Burden of Disease Tutorial Slides S2 2025
PPTX
human mycosis Human fungal infections are called human mycosis..pptx
PDF
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
PDF
STATICS OF THE RIGID BODIES Hibbelers.pdf
PDF
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
PDF
FourierSeries-QuestionsWithAnswers(Part-A).pdf
PDF
Insiders guide to clinical Medicine.pdf
PPTX
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
PDF
O5-L3 Freight Transport Ops (International) V1.pdf
PPTX
Institutional Correction lecture only . . .
PPTX
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
PDF
RMMM.pdf make it easy to upload and study
PDF
Computing-Curriculum for Schools in Ghana
PDF
BÀI TẬP BỔ TRỢ 4 KỸ NĂNG TIẾNG ANH 9 GLOBAL SUCCESS - CẢ NĂM - BÁM SÁT FORM Đ...
PPTX
Microbial diseases, their pathogenesis and prophylaxis
PPTX
master seminar digital applications in india
PDF
ANTIBIOTICS.pptx.pdf………………… xxxxxxxxxxxxx
01-Introduction-to-Information-Management.pdf
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
Abdominal Access Techniques with Prof. Dr. R K Mishra
Module 4: Burden of Disease Tutorial Slides S2 2025
human mycosis Human fungal infections are called human mycosis..pptx
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
STATICS OF THE RIGID BODIES Hibbelers.pdf
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
FourierSeries-QuestionsWithAnswers(Part-A).pdf
Insiders guide to clinical Medicine.pdf
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
O5-L3 Freight Transport Ops (International) V1.pdf
Institutional Correction lecture only . . .
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
RMMM.pdf make it easy to upload and study
Computing-Curriculum for Schools in Ghana
BÀI TẬP BỔ TRỢ 4 KỸ NĂNG TIẾNG ANH 9 GLOBAL SUCCESS - CẢ NĂM - BÁM SÁT FORM Đ...
Microbial diseases, their pathogenesis and prophylaxis
master seminar digital applications in india
ANTIBIOTICS.pptx.pdf………………… xxxxxxxxxxxxx

Central Processing Unit (Instruction Circle)

  • 1. THE CENTRAL PROCESSING UNIT INSTRUCTION CIRCLE Name: Afieq Khair Saswin Desmond Theva
  • 2. INSTRUCTION CIRCLE • A program residing in the memory unit of the computer consist of a sequence of instruction • The program is executed in the computer by going through a cycle for each instruction • Each instruction cycle in turn is subvided into a sequence of sub cycle or phase
  • 4. CIRCUITS USED • The circuits used in the CPU during the cycle are: • Program Counter(PC) – an incrementing counter that keeps track of the memory address of the instruction that is to be executed next • Memory address register(MAR) – holds the address of a memory block to be rad from or written to • Memory data register(MDR) – a two way register that holds data fetched from memory (and ready for the CPU to process) or data waiting to be stored in memory
  • 5. CIRCUITS USED • Instruction register(IR) – a temporary holding ground for the instruction that has just been fetched from memory • Control unit(CU) – decodes the program instruction in the IR,selecting machine resources such as data source register and a particular arithmetic operation , and coordinates activation of those resources • Arithmetic logic unit(ALU) – performs mathematical and logical operations
  • 6. PHASES OF INSTRUCTION CIRCLE • In basic computer,each instruction circle consists of the following phases: • Fetch an instruction from memory • Decode the instruction • Read the effective address from memory if the instruction has an indirect address • Execute the instruction
  • 7. FETCHING THE INSTRUCTION • The next instruction is fetch from the memory address that is currently stored in the program counter(PC),and stored in the instruction register(IR) • Now,the PC points to the next instruction that will be read at the next circle
  • 8. DECODE THE INSTRUTION • The decode interprets the instruction • During this phases the instruction inside the IR (instruction register) gets decoded
  • 9. IN CASE OF A MEMORY INSTRUCTION • In case of a memory instruction(direct or indirect) the execution phase will be in the next clock pulse • Required data is fetched from main memory to be processed and them placed into data registers • During this phases the instruction inside the IR(instruction register)gets decoded • If the instruction is direct , nothing is done at this clock pulse • If this is an I/O instruction or a Register instruction,the operation is performed(executed) at clock Pulse
  • 10. EXECUTE THE INSTRUCTION • The control unit of CPU passes the decode information as a sequence of control signals • Signals are passed to the relevant function units of the CPU to perform the action required • These action may be: • Reading values from registers • Passing them to the ALU to perform mathematical or logic functions on them • Writing the result back to a register • The result generated by the operation is stored in the main memory or sent to an output device