SlideShare a Scribd company logo
3
Most read
5
Most read
6
Most read
PRESENTATION DE COMPUTER
ARCHITECTURE

Topic: Register Organization & Instruction Cycle
MUHAMMAD AMEER MOHAVIA
      BS(ELECTRONICS ENGINEERING)




 BALOCHISTAN UNIVERSITY OF INFORAMTION
TECHNOLOGY ENGINEERING AND MANAGEMENT
       SCIENCE’S QUETTA PAKISATN.
REGISTER ORGANIZATON
   A register is a very small amount of very fast memory that is
    built into the CPU (central processing unit) in order to speed
    up its operations by providing quick access to commonly used
    values.
   Registers are normally measured by the number of bits they
    can hold, for example, an 8-bit register or a 32-bit register.
TYPES OF REGISTERS:
 User-accessible registers
 Control/Status Register

 User-visible Registers

 General purpose Register

 Address register

 Status register

 Memory buffer register

 Memory data register

 Memory address register
INSTRUCTION CYCLE:
   An instruction cycle' (also called fetch-and-execute cycle,
    fetch-decode-execute cycle, and FDX) is the time period
    during which a computer processes a machine language
    instruction from its memory or the sequence of actions that the
    central processing unit (CPU) performs to execute each
    machine code instruction in a program.
   The name fetch-and-execute cycle is commonly used. The
    instruction must be fetched from main memory, and then
    executed by the CPU. This is fundamentally how a computer
    operates, with its CPU reading and executing a series of
    instructions written in its machine language. From this arise all
    functions of a computer familiar from the user's end.
   There are typically four stages of an instruction cycle that the CPU
    carries out:
   1) Fetching the Instruction.
   2) Decode the Instruction.
   3) “Read the effective address”.
   4) Execute the Instruction.
   The Cycle is Then repeated Again




    The MAR (Memory Address Register) holds the address of the location to or
    from which data are to be transferred. As can be seen from the figure above,
    the connection of the MAR to the main memory is one-way or unidirectional.
   The MDR (Memory Data Register) contains the data to be written or read
    out of the addressed location.
OPERATING STEPS:
OPERATING STEPS:
    1) PC is set to point to the first instruction of the program (the operating system
    loads the memory address of the first instruction).
    2) The contents of the PC are transferred to the MAR (which is automatically transmitted
    to the MM) and a Read signal is sent to the MM (Main Memory).
   3) The addressed word is read out of MM and loaded into the MDR.
   4) The contents of MDR are transferred to the IR. The instruction is ready to be decoded
    and executed.
   5) During execution, the contents of the PC are incremented or updated to point to the
    next instruction.
    Example:
            Enumerate the different steps needed to execute the machine instruction
THE END

More Related Content

PPTX
Pentium processor
PDF
SPI Protocol
PPTX
Arm cortex-m4 programmer model
PDF
I2C BUS PROTOCOL
PPT
SPI Bus Protocol
PDF
Arm cm3 architecture_and_programmer_model
PPTX
Instruction Set Architecture
PPTX
8255 PPI
Pentium processor
SPI Protocol
Arm cortex-m4 programmer model
I2C BUS PROTOCOL
SPI Bus Protocol
Arm cm3 architecture_and_programmer_model
Instruction Set Architecture
8255 PPI

What's hot (20)

PPTX
Peripherals and interfacing
PPTX
Embedded C programming session10
PPT
I2C Protocol
PPT
Major Function of i/o module
PPTX
Assembly language progarmming
PPTX
I2C Protocol
PPTX
PPTX
Intel Pentium Pro
PPT
Serial Peripheral Interface(SPI)
PPTX
Register organization, stack
PPTX
SPI introduction(Serial Peripheral Interface)
PDF
Introduction to pic microcontroller
PPTX
Microprocessor Presentation
PPTX
Memory hierarchy
PPTX
Presentation on 8086 microprocessor
PPTX
Input Output Organization
PDF
Board Bringup
PPTX
Address decoding (1).pptx
PDF
Soc architecture and design
Peripherals and interfacing
Embedded C programming session10
I2C Protocol
Major Function of i/o module
Assembly language progarmming
I2C Protocol
Intel Pentium Pro
Serial Peripheral Interface(SPI)
Register organization, stack
SPI introduction(Serial Peripheral Interface)
Introduction to pic microcontroller
Microprocessor Presentation
Memory hierarchy
Presentation on 8086 microprocessor
Input Output Organization
Board Bringup
Address decoding (1).pptx
Soc architecture and design
Ad

Viewers also liked (6)

PDF
Various type of register
PPS
Registers and-common-bus
DOCX
Introduction to CPU registers
PPTX
bus and memory tranfer (computer organaization)
PDF
What is CPU Register? Type of CPU Register.
PPTX
Registers
Various type of register
Registers and-common-bus
Introduction to CPU registers
bus and memory tranfer (computer organaization)
What is CPU Register? Type of CPU Register.
Registers
Ad

Similar to Register Organization and Instruction cycle (20)

PPTX
Instruction Execution Cycle
PPT
Unit 1 COMPUTER_ORGANIZATION.ppt ........
PPT
Unit 1 COMPUTER_ORGANIZATION.ppt whenekeuen
PPTX
instruction cycle
PPT
Cpu organisation
PDF
cpuorganisation-140723043011-phpapp02.pdf
PPT
Cpu organisation
PPT
Intro to cao &store program
PPTX
COMPUTER ORGANIZATION for beginner and a
PDF
3. IICT_Lecture 03_Computer Org Personal
PDF
APznzaboj9CF_9DQRT2HR-lWEYeLjr197Vw_ZUktUfDvP5Qqd8SL2ZSNwpIwVoC6MN9lqvglTXM11...
PDF
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
PPTX
Chapter 3 Assembly level machine organization Assembly level machine organiza...
PDF
Computer organization and architecture|KTU
PDF
Computer organization and architecture|KTU
PPTX
Unit2fit
PPTX
COMPUTER_ORGANIZATION (1).pptx
DOCX
Bindura university of science education
PPT
COMPUTER_ORGANIZATION.ppt
PDF
Computer Organization (1).pdf
Instruction Execution Cycle
Unit 1 COMPUTER_ORGANIZATION.ppt ........
Unit 1 COMPUTER_ORGANIZATION.ppt whenekeuen
instruction cycle
Cpu organisation
cpuorganisation-140723043011-phpapp02.pdf
Cpu organisation
Intro to cao &store program
COMPUTER ORGANIZATION for beginner and a
3. IICT_Lecture 03_Computer Org Personal
APznzaboj9CF_9DQRT2HR-lWEYeLjr197Vw_ZUktUfDvP5Qqd8SL2ZSNwpIwVoC6MN9lqvglTXM11...
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
Chapter 3 Assembly level machine organization Assembly level machine organiza...
Computer organization and architecture|KTU
Computer organization and architecture|KTU
Unit2fit
COMPUTER_ORGANIZATION (1).pptx
Bindura university of science education
COMPUTER_ORGANIZATION.ppt
Computer Organization (1).pdf

Recently uploaded (20)

PPTX
Pharmacology of Heart Failure /Pharmacotherapy of CHF
PDF
O5-L3 Freight Transport Ops (International) V1.pdf
PDF
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
PPTX
Final Presentation General Medicine 03-08-2024.pptx
PPTX
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
PDF
Origin of periodic table-Mendeleev’s Periodic-Modern Periodic table
PDF
Abdominal Access Techniques with Prof. Dr. R K Mishra
PDF
Complications of Minimal Access Surgery at WLH
PPTX
Institutional Correction lecture only . . .
PDF
TR - Agricultural Crops Production NC III.pdf
PPTX
human mycosis Human fungal infections are called human mycosis..pptx
PDF
Pre independence Education in Inndia.pdf
PDF
Supply Chain Operations Speaking Notes -ICLT Program
PDF
2.FourierTransform-ShortQuestionswithAnswers.pdf
PPTX
master seminar digital applications in india
PDF
Saundersa Comprehensive Review for the NCLEX-RN Examination.pdf
PDF
RMMM.pdf make it easy to upload and study
PPTX
The Healthy Child – Unit II | Child Health Nursing I | B.Sc Nursing 5th Semester
PPTX
Cell Structure & Organelles in detailed.
PPTX
Renaissance Architecture: A Journey from Faith to Humanism
Pharmacology of Heart Failure /Pharmacotherapy of CHF
O5-L3 Freight Transport Ops (International) V1.pdf
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
Final Presentation General Medicine 03-08-2024.pptx
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
Origin of periodic table-Mendeleev’s Periodic-Modern Periodic table
Abdominal Access Techniques with Prof. Dr. R K Mishra
Complications of Minimal Access Surgery at WLH
Institutional Correction lecture only . . .
TR - Agricultural Crops Production NC III.pdf
human mycosis Human fungal infections are called human mycosis..pptx
Pre independence Education in Inndia.pdf
Supply Chain Operations Speaking Notes -ICLT Program
2.FourierTransform-ShortQuestionswithAnswers.pdf
master seminar digital applications in india
Saundersa Comprehensive Review for the NCLEX-RN Examination.pdf
RMMM.pdf make it easy to upload and study
The Healthy Child – Unit II | Child Health Nursing I | B.Sc Nursing 5th Semester
Cell Structure & Organelles in detailed.
Renaissance Architecture: A Journey from Faith to Humanism

Register Organization and Instruction cycle

  • 1. PRESENTATION DE COMPUTER ARCHITECTURE Topic: Register Organization & Instruction Cycle
  • 2. MUHAMMAD AMEER MOHAVIA BS(ELECTRONICS ENGINEERING) BALOCHISTAN UNIVERSITY OF INFORAMTION TECHNOLOGY ENGINEERING AND MANAGEMENT SCIENCE’S QUETTA PAKISATN.
  • 3. REGISTER ORGANIZATON  A register is a very small amount of very fast memory that is built into the CPU (central processing unit) in order to speed up its operations by providing quick access to commonly used values.  Registers are normally measured by the number of bits they can hold, for example, an 8-bit register or a 32-bit register.
  • 4. TYPES OF REGISTERS:  User-accessible registers  Control/Status Register  User-visible Registers  General purpose Register  Address register  Status register  Memory buffer register  Memory data register  Memory address register
  • 5. INSTRUCTION CYCLE:  An instruction cycle' (also called fetch-and-execute cycle, fetch-decode-execute cycle, and FDX) is the time period during which a computer processes a machine language instruction from its memory or the sequence of actions that the central processing unit (CPU) performs to execute each machine code instruction in a program.
  • 6. The name fetch-and-execute cycle is commonly used. The instruction must be fetched from main memory, and then executed by the CPU. This is fundamentally how a computer operates, with its CPU reading and executing a series of instructions written in its machine language. From this arise all functions of a computer familiar from the user's end.  There are typically four stages of an instruction cycle that the CPU carries out:  1) Fetching the Instruction.  2) Decode the Instruction.  3) “Read the effective address”.  4) Execute the Instruction.
  • 7. The Cycle is Then repeated Again  The MAR (Memory Address Register) holds the address of the location to or from which data are to be transferred. As can be seen from the figure above, the connection of the MAR to the main memory is one-way or unidirectional.  The MDR (Memory Data Register) contains the data to be written or read out of the addressed location.
  • 9. OPERATING STEPS:  1) PC is set to point to the first instruction of the program (the operating system loads the memory address of the first instruction).  2) The contents of the PC are transferred to the MAR (which is automatically transmitted to the MM) and a Read signal is sent to the MM (Main Memory).  3) The addressed word is read out of MM and loaded into the MDR.  4) The contents of MDR are transferred to the IR. The instruction is ready to be decoded and executed.  5) During execution, the contents of the PC are incremented or updated to point to the next instruction. Example: Enumerate the different steps needed to execute the machine instruction