SlideShare a Scribd company logo
Digital Logic Design
Project
Name: Md Mustafizur Rahman
ID: 17-34272-1
Purpose Of this project
• To Clear My Basic Knowledge about IC
• Deeply Understand the Each Topic Like: Class lecture in Flip Flops and IC
and it’s Application
• Understanding Digital Logic Circuits
• Communicating One Logic Circuit To Another Logic Circuit. Like Clock
Circuit with Registers / Counters
Why do we need Clock Circuit?
• Because To build up a Combinational or Sequential
Circuits we need this clock bit as a common or not as a common.
• Flip Flops
• Counters,
• Register,
• Bus
All Sequential Circuits need this Clock bit for implement functionally
Components And It’s Cost
• 1x 555 timer IC
• 2x 1kΩ ,1x 100kΩ, 1x 330Ω resistors,1x 1µF capacitor
• LED,Breadboard,wires
• IC No: 7473, 7474,7404,7408,7432
• Total Cost : 250-300 Taka
Inside Circuit Diagram 555 Timer
7473_Counter Circuit IC
7474_Register Circuit IC
Clock Circuit / Clock Pulse
R
4
DC
7
Q
3
GND
1
VCC
8
TR
2
TH
6
CV
5
U1
555
R
4
DC
7
Q
3
GND
1
VCC
8
TR
2
TH
6
CV
5
U2
555
R
4
DC
7
Q
3
GND
1
VCC
8
TR
2
TH
6
CV
5
U3
555
U4
AND
U5
AND
1
2
3
U6:A
7432
U7
AND
1 2
U8:A
7404
3 4
U8:B
7404
5 6
U8:C
7404
R1
220
R2
1k
R3
1k
R4
1k
R6
1k
R7
1k
C1
0.01uF
C2
0.1uF
C3
0.01uF C4
0.01uF
SW1
SW-SPDT
C5
1uF
R5
1M
R8
1M
0
?
?
D1
LED-GREEN
MONOSTABLE_CLOCK
BISTABLE_CLOCK
COMPLETE_CLOCK_CIRCUIT
ASTABLE_CLOCK
R9
220
D2
LED-GREEN
B1
12V
R
4
DC
7
Q
3
GND
1
VCC
8
TR
2
TH
6
CV
5
U1
555
R1
10k
R2
10k
C1
10uF
D1
LED-GREEN
R3
330
CLOCK CIRCUIT_BISTABLE_CLOCK_PULSE
Application In Register
D
2
Q
5
CLK
3
Q
6
S
4
R
1
U3:A
7474
D
12
Q
9
CLK
11
Q
8
S
10
R
13
U3:B
7474
D
2
Q
5
CLK
3
Q
6
S
4
R
1
U4:A
7474
1
1
1
11 1
Serial_in_Parallel_out_register_7474 Parallel_in_Paralel_out_register7474
D
12
Q
9
CLK
11
Q
8
S
10
R
13
U4:B
7474
D
2
Q
5
CLK
3
Q
6
S
4
R
1
U5:A
7474
D
12
Q
9
CLK
11
Q
8
S
10
R
13
U5:B
7474
1
1
1
1 1
1
1
Q0
Q1
Q2
1
Flip Flops And Registers
D
2
Q
5
CLK
3
Q
6
S
4
R
1
U1:A
7474
0
1
1
0
1
D_FLIP_FLIOP_7474
D
12
Q
9
CLK
11
Q
8
S
10
R
13
U1:B
7474
D
2
Q
5
CLK
3
Q
6
S
4
R
1
U2:A
7474
D
12
Q
9
CLK
11
Q
8
S
10
R
13
U2:B
7474
1
1
1
Serial_IN_serial_out_7474_register
0 0 0
1
Clock Pulse uses in 7474 Register
R
4
DC
7
Q
3
GND
1
VCC
8
TR
2
TH
6
CV
5
U1
555
R
4
DC
7
Q
3
GND
1
VCC
8
TR
2
TH
6
CV
5
U2
555
R
4
DC
7
Q
3
GND
1
VCC
8
TR
2
TH
6
CV
5
U33
555
U99
AND
U5
AND
1
2
3
U6:A
7432
U7
AND
1 2
U8:A
7404
3 4
U8:B
7404
5 6
U8:C
7404
R1
220
R2
1k
R3
1k
R4
1k
R6
1k
R7
1k
C1
0.01uF
C2
0.1uF
C3
0.01uF C4
0.01uF
SW1
SW-SPDT
C5
1uF
R5
1M
R8
1M
0
0
1
D1
LED-GREEN
MONOSTABLE_CLOCK
BISTABLE_CLOCK
COMPLETE_CLOCK_CIRCUIT
ASTABLE_CLOCK
R9
220
D2
LED-GREEN
Serial_in_Parallel_out_register_7474
D
2
Q
5
CLK
3
Q
6
S
4
R
1
U9:A
7474
D
12
Q
9
CLK
11
Q
8
S
10
R
13
U9:B
7474
D
2
Q
5
CLK
3
Q
6
S
4
R
1
U10:A
7474
1
1
1
?
?
?
SW2
SW-SPDT
Truth Table: for J K Flip Flops
Truth Table: for D Flip Flops
Reference Link
1. https://www.elprocus.com/astable-multivibrator-using-555-timer/
2. http://www.learnerswings.com/2014/07/animated-tutorial-of-7473-
dual-master.html
3.www.Eater.com
Thank You

More Related Content

DOCX
Description
PDF
Topic 4 Digital Technique Data conversion
PDF
Topic 1 Digital Technique Numbering system
PPTX
PLC Architecture
PPSX
VLSI Design Flow
PPTX
Evolution of logic devices from SSIs to FPGAs
PDF
Kicad 101
PPTX
Programmable Logic Controller
Description
Topic 4 Digital Technique Data conversion
Topic 1 Digital Technique Numbering system
PLC Architecture
VLSI Design Flow
Evolution of logic devices from SSIs to FPGAs
Kicad 101
Programmable Logic Controller

What's hot (17)

PPTX
Microprocessor Week 2: CH2 Circuit and Operation
PPTX
PPT
Plc introduction
PPTX
PPTX
Learn PLC Programming Free - A Beginners Guide
PPTX
Vlsi design flow
PPTX
PLNOG 17 - Leonir Hoxha - Next Generation Network Architecture - Segment Routing
PPTX
Programmable Logic Controller (PLC)
PPTX
PLC programmable logic controller (MSME)
PPTX
PLC Programming Example - Conveyor Reject (Shift Register)
PPTX
DCD Zettastructure 2017 OCP data center project engineering workshop
PPTX
Programmable Logic Controller
PPTX
Lecture 2
PPTX
Presentation for EEE Engineer on PLC By Dilip Kumar
PPTX
Complete ASIC design flow - VLSI UNIVERSE
PDF
Open Compute Project - Tech Update Amsterdam 2018
PPTX
8 bit alu design
Microprocessor Week 2: CH2 Circuit and Operation
Plc introduction
Learn PLC Programming Free - A Beginners Guide
Vlsi design flow
PLNOG 17 - Leonir Hoxha - Next Generation Network Architecture - Segment Routing
Programmable Logic Controller (PLC)
PLC programmable logic controller (MSME)
PLC Programming Example - Conveyor Reject (Shift Register)
DCD Zettastructure 2017 OCP data center project engineering workshop
Programmable Logic Controller
Lecture 2
Presentation for EEE Engineer on PLC By Dilip Kumar
Complete ASIC design flow - VLSI UNIVERSE
Open Compute Project - Tech Update Amsterdam 2018
8 bit alu design
Ad

Similar to Digital Logic Design Project Presentation Slides by MD MUSTAFIZUR RAHMAN SAYEM (20)

PDF
Laboratory exercise 5
PDF
DLD Lecture Unit 4 (1).pdf
PDF
Traffic Light.pdf
PDF
DLD Project Proposal(Computer Science).pdf
PDF
FYBSC IT Digital Electronics Unit V Chapter I Counters
PPTX
Digital Clock
PPTX
DIGITAL ELECTRONICS TRAINER KIT
PPTX
Clap On Clap Off Switch
PPTX
Full of our final-review Ex-project.pptx
PDF
Digital Alarm Clock 446 project report
PPT
Lecture-digital logic design-32_Counters.ppt
PDF
Ade(unit 4) Counters
PDF
Definition of digital circuit
PPTX
GROUP 3_79e984eb-e955-4b44-be04-0327d3711308.pptx
DOCX
Project report : trafficlights
PPTX
DOCX
Digital clock
PPT
Sequential circuits digital logic sesign
PPT
Sequntial logic design
PPTX
DLD CEN201 LECTURE#01 Fall 2021.pptx
Laboratory exercise 5
DLD Lecture Unit 4 (1).pdf
Traffic Light.pdf
DLD Project Proposal(Computer Science).pdf
FYBSC IT Digital Electronics Unit V Chapter I Counters
Digital Clock
DIGITAL ELECTRONICS TRAINER KIT
Clap On Clap Off Switch
Full of our final-review Ex-project.pptx
Digital Alarm Clock 446 project report
Lecture-digital logic design-32_Counters.ppt
Ade(unit 4) Counters
Definition of digital circuit
GROUP 3_79e984eb-e955-4b44-be04-0327d3711308.pptx
Project report : trafficlights
Digital clock
Sequential circuits digital logic sesign
Sequntial logic design
DLD CEN201 LECTURE#01 Fall 2021.pptx
Ad

Recently uploaded (20)

PDF
R24 SURVEYING LAB MANUAL for civil enggi
PPTX
Current and future trends in Computer Vision.pptx
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PPTX
Artificial Intelligence
PDF
Automation-in-Manufacturing-Chapter-Introduction.pdf
PDF
737-MAX_SRG.pdf student reference guides
PPTX
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
PDF
PPT on Performance Review to get promotions
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
PPTX
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
PPTX
OOP with Java - Java Introduction (Basics)
PDF
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
PDF
BIO-INSPIRED HORMONAL MODULATION AND ADAPTIVE ORCHESTRATION IN S-AI-GPT
PPT
Mechanical Engineering MATERIALS Selection
PPTX
UNIT 4 Total Quality Management .pptx
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PDF
PREDICTION OF DIABETES FROM ELECTRONIC HEALTH RECORDS
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
R24 SURVEYING LAB MANUAL for civil enggi
Current and future trends in Computer Vision.pptx
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
Artificial Intelligence
Automation-in-Manufacturing-Chapter-Introduction.pdf
737-MAX_SRG.pdf student reference guides
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
PPT on Performance Review to get promotions
UNIT-1 - COAL BASED THERMAL POWER PLANTS
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
OOP with Java - Java Introduction (Basics)
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
BIO-INSPIRED HORMONAL MODULATION AND ADAPTIVE ORCHESTRATION IN S-AI-GPT
Mechanical Engineering MATERIALS Selection
UNIT 4 Total Quality Management .pptx
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
Embodied AI: Ushering in the Next Era of Intelligent Systems
PREDICTION OF DIABETES FROM ELECTRONIC HEALTH RECORDS
Mitigating Risks through Effective Management for Enhancing Organizational Pe...

Digital Logic Design Project Presentation Slides by MD MUSTAFIZUR RAHMAN SAYEM

  • 1. Digital Logic Design Project Name: Md Mustafizur Rahman ID: 17-34272-1
  • 2. Purpose Of this project • To Clear My Basic Knowledge about IC • Deeply Understand the Each Topic Like: Class lecture in Flip Flops and IC and it’s Application • Understanding Digital Logic Circuits • Communicating One Logic Circuit To Another Logic Circuit. Like Clock Circuit with Registers / Counters
  • 3. Why do we need Clock Circuit? • Because To build up a Combinational or Sequential Circuits we need this clock bit as a common or not as a common. • Flip Flops • Counters, • Register, • Bus All Sequential Circuits need this Clock bit for implement functionally
  • 4. Components And It’s Cost • 1x 555 timer IC • 2x 1kΩ ,1x 100kΩ, 1x 330Ω resistors,1x 1µF capacitor • LED,Breadboard,wires • IC No: 7473, 7474,7404,7408,7432 • Total Cost : 250-300 Taka
  • 8. Clock Circuit / Clock Pulse R 4 DC 7 Q 3 GND 1 VCC 8 TR 2 TH 6 CV 5 U1 555 R 4 DC 7 Q 3 GND 1 VCC 8 TR 2 TH 6 CV 5 U2 555 R 4 DC 7 Q 3 GND 1 VCC 8 TR 2 TH 6 CV 5 U3 555 U4 AND U5 AND 1 2 3 U6:A 7432 U7 AND 1 2 U8:A 7404 3 4 U8:B 7404 5 6 U8:C 7404 R1 220 R2 1k R3 1k R4 1k R6 1k R7 1k C1 0.01uF C2 0.1uF C3 0.01uF C4 0.01uF SW1 SW-SPDT C5 1uF R5 1M R8 1M 0 ? ? D1 LED-GREEN MONOSTABLE_CLOCK BISTABLE_CLOCK COMPLETE_CLOCK_CIRCUIT ASTABLE_CLOCK R9 220 D2 LED-GREEN B1 12V R 4 DC 7 Q 3 GND 1 VCC 8 TR 2 TH 6 CV 5 U1 555 R1 10k R2 10k C1 10uF D1 LED-GREEN R3 330 CLOCK CIRCUIT_BISTABLE_CLOCK_PULSE
  • 9. Application In Register D 2 Q 5 CLK 3 Q 6 S 4 R 1 U3:A 7474 D 12 Q 9 CLK 11 Q 8 S 10 R 13 U3:B 7474 D 2 Q 5 CLK 3 Q 6 S 4 R 1 U4:A 7474 1 1 1 11 1 Serial_in_Parallel_out_register_7474 Parallel_in_Paralel_out_register7474 D 12 Q 9 CLK 11 Q 8 S 10 R 13 U4:B 7474 D 2 Q 5 CLK 3 Q 6 S 4 R 1 U5:A 7474 D 12 Q 9 CLK 11 Q 8 S 10 R 13 U5:B 7474 1 1 1 1 1 1 1 Q0 Q1 Q2 1
  • 10. Flip Flops And Registers D 2 Q 5 CLK 3 Q 6 S 4 R 1 U1:A 7474 0 1 1 0 1 D_FLIP_FLIOP_7474 D 12 Q 9 CLK 11 Q 8 S 10 R 13 U1:B 7474 D 2 Q 5 CLK 3 Q 6 S 4 R 1 U2:A 7474 D 12 Q 9 CLK 11 Q 8 S 10 R 13 U2:B 7474 1 1 1 Serial_IN_serial_out_7474_register 0 0 0 1
  • 11. Clock Pulse uses in 7474 Register R 4 DC 7 Q 3 GND 1 VCC 8 TR 2 TH 6 CV 5 U1 555 R 4 DC 7 Q 3 GND 1 VCC 8 TR 2 TH 6 CV 5 U2 555 R 4 DC 7 Q 3 GND 1 VCC 8 TR 2 TH 6 CV 5 U33 555 U99 AND U5 AND 1 2 3 U6:A 7432 U7 AND 1 2 U8:A 7404 3 4 U8:B 7404 5 6 U8:C 7404 R1 220 R2 1k R3 1k R4 1k R6 1k R7 1k C1 0.01uF C2 0.1uF C3 0.01uF C4 0.01uF SW1 SW-SPDT C5 1uF R5 1M R8 1M 0 0 1 D1 LED-GREEN MONOSTABLE_CLOCK BISTABLE_CLOCK COMPLETE_CLOCK_CIRCUIT ASTABLE_CLOCK R9 220 D2 LED-GREEN Serial_in_Parallel_out_register_7474 D 2 Q 5 CLK 3 Q 6 S 4 R 1 U9:A 7474 D 12 Q 9 CLK 11 Q 8 S 10 R 13 U9:B 7474 D 2 Q 5 CLK 3 Q 6 S 4 R 1 U10:A 7474 1 1 1 ? ? ? SW2 SW-SPDT
  • 12. Truth Table: for J K Flip Flops
  • 13. Truth Table: for D Flip Flops
  • 14. Reference Link 1. https://www.elprocus.com/astable-multivibrator-using-555-timer/ 2. http://www.learnerswings.com/2014/07/animated-tutorial-of-7473- dual-master.html 3.www.Eater.com